Home > Products > Timing > Jitter Attenuator > WirelineAU5617
AU5617Jitter Attenuator
  • Output Frequency Range:
    0.5 Hz-2.94912 GHz
  • Phase Noise:
    <85fs rms jitter with external crystal
    <65fs rms jitter with embedded crystal
  • Input / Output:
    4 inputs / 8 outputs
  • Package Type:

• Quad PLL frequency translation from any of 4 inputs

• DPLL Programmable Bandwidth 0.09mHz- 4KHz

• Digitally Controlled Oscillator (DCO) Mode: Frequency step resolution 0.001 ppt, Phase adjustment accuracy < 1ps

• Hitless input clock switching: Auto or manual, Maximum phase hit of only 25 ps

• Internal ZDB Mode with <0.5 ns Input-to-Output delay variation

• JESD204B/C Support for data converter clocks




• 100/200/400G/800G Switch/Router with SyncE support

• Small Cell    

• Acceleration card    


• Lower phase noise minimizes bit error rate and increases design margin in 56G/112G PAM4 I/O systems

• Better signal integrity increases design margin and leads to faster time to market

• Higher clock tree integration reduces system BOM and increases overall reliability