

AU5508: Quad PLL Frequency Translator / Jitter Attenuator / Network and Port Synchronizer

General Description

AU5508 offers most integrated 5G clock solution. It Combines BBU, Wireline, data converter clocks and Serdes requirements in one part definition.

- Unique integration of Sync Features
 - Enables Systems with Low Constant Time Interval Error
 - IEEE1588/SyncE/1 PPS full support
- Lower jitter for higher data rate links
- Lower close in noise and JESD204B/C full support for Data Converter clocks
- Integrated feature rich single part offers unparalleled flexibility to the system designer

Features

- Ultra-Performance PLLs
- Fully Integrated design with no external components
- 120 fs Typical RMS integrated jitter (12k-20M)
- 122.88M Output with excellent close in noise performance
- Fully Flexible Output and Input Mux: High level of flexibility in output allocation for PLLs
- JESD204B/C Support for data converter clocks
- 1 pps Input / Output Support with sub 20s lock time
- External EEPROM Support
- TDC Mode available on all input clocks to measure input delays with < 10 ps accuracy: 10 TDC Channels available (independent of the PLLs)
- Frequency Control DCO: DCO Control on all outputs (0.001 ppt)
- Phase Control DCO: Fine phase adjustment knob for phase of all outputs from a PLL (adjustment accuracy < 1ps) in both closed loop and open loop modes
- Internal modes to combine wander of OCXO with jitter of XO for holdover– Provides 24-hour holdover with programmable HO accuracy settings
- Best in class hitless switching performance: PBO with sub 25 ps hit, Phase Propagation & Frequency Ramp with programmable frequency/phase slopes
- Fully integrated Jitter and wander attenuation options down to 0.09 mHz
- Repeatable input to output delays with output relative delay adjust
- Internal ZDB Mode with < 0.5 ns Input to Output delay variation, independently available for each PLL
- Outputs can be phase aligned an independent sync pulse
- 72 QFN 10mm X 10mm Package

Product Family	Inputs /Outputs	Input Freq	Output Frequency	RMS Jitter	Packages
55xx	5 Diff / 10 SE Inputs Up to 12 Diff / 24 SE Outputs	0.5 Hz - 2.1 GHz	0.5 Hz - 2.94912 GHz	~ 120 fs typ	72 QFN





Figure 1 Functional Overview



Table of Contents

General Description	1
Features	1
Table of Contents	3
List of Tables	5
List of Figures	6
1 Pin Description	8
2 Electrical Characteristics	12
3 Functional Description	25
4 Master and Slaves: Architecture Description and Programming Procedures	29
4.1 Overview of the programming procedure	29
4.2 Master and Slaves: Architecture Description and Programming Procedures	29
4.2.1 GPIO Latching	34
4.2.2 Status versus Notify available on the chip	36
4.2.3 GPIO Modes during Regular Operation	36
4.2.4 Configuring the Device from External EEPROM	37
5 Crystal Pathway Connectivity Options	41
6 Input Slave Description	43
7 Clock Monitor Slave Description	49
7.1 Fault Monitoring System	49
7.1.1 Glock Loss Monitors	49
7.1.3 Lock Loss Monitors	50
7.1.4 XO Clock Loss Monitors	51
8 PLL Slave Description	52
8.1 Mode of Operations	52
8.1.1 Basic Mode of Operation	52
8.1.2 Holdover and Phase Build-Out (PBO) modes	52
8.1.3 Holdover and Phase Propagation (PPG) modes	53
8.1.4 Frequency Ramp Mode	53
8. 1.5 Clock Select Modes.	53
8.2 1 Closed-Loop S/W Filtering Mode	53
8.2.2 Open-Loop S/W Filtering Mode	55
8.3 PTP Modes	55
8.3.1 PTP Only Mode	56
8.3.2 Phase-Correction during normal mode	56
8.4 DCO Increment/Decrement Mode	56
8.4.2 Outer-Loop DCO increment/decrement path architecture	50
8.5 Smart DCO Mode	57
9 Output Slave Description	59
9.1 Regular High Swing modes	60
9.2 Internal Termination modes	62
10 Output Clock Modes	64
10.1 Functional Modes	64
10.2 SYSREF Mode	64
10.3 SYSREF Mode with Pulser	64
10.4 SYNCB Mode	65
10.5 PHASE HOPPING FAST LOCK	65
$10.5.1 - n < \varphi t \le -0.5n$	60
$10.5.30.5\pi < \phi t < \pi$	66
$10.5.4 \pi < \phi t \le 2\pi$	66
$10.5.50 < \phi t \le 0.5\pi$	66
$10.5.6 - 0.5\pi < \phi t \le 0$	67
11 Input TDC Slave Description	68
11.1 Input TDC Block Diagram	68
11.2 Analog and Digital Channel Selection	70
11.3 Input Clock Pair Selection	70
11.4 Output Glock Pair Selection	12 70
11.6 Programmability	72
11.7 TDC output post-processing	73
12 Serial Programming Interface Description	74
12.1 Serial Interface Pins	74



12.2.1 I2C protocol 75 12.2.2 SPI Protocol 80 13 Monitoring through the register map read back: Status and Notify 86 13.1 Tabular Listing 86 13.2 Examples for Live Status Read Back 89 13.3 Examples of Sticky Bit Clearing 90 14 Package Information 92 15 Ordering Information 93 16 Revision History 94	12.2 Serial Programming Interface Description	75
12.2.2 SPI Protocol 80 13 Monitoring through the register map read back: Status and Notify 86 13.1 Tabular Listing 86 13.2 Examples for Live Status Read Back 89 13.3 Examples of Sticky Bit Clearing 90 14 Package Information 92 15 Ordering Information 93 16 Revision History 94	12.2.1 I2C protocol	75
13 Monitoring through the register map read back: Status and Notify. 86 13.1 Tabular Listing. 86 13.2 Examples for Live Status Read Back. 89 13.3 Examples of Sticky Bit Clearing. 90 14 Package Information 92 15 Ordering Information 93 16 Revision History 94	12.2.2 SPI Protocol	80
13.1 Tabular Listing. 86 13.2 Examples for Live Status Read Back. 89 13.3 Examples of Sticky Bit Clearing. 90 14 Package Information 92 15 Ordering Information 93 16 Revision History 94	13 Monitoring through the register map read back: Status and Notify	
13.2 Examples for Live Status Read Back	13.1 Tabular Listing	
13.3 Examples of Sticky Bit Clearing 90 14 Package Information 92 15 Ordering Information 93 16 Revision History 94	13.2 Examples for Live Status Read Back	
14 Package Information 92 15 Ordering Information 93 16 Revision History 94	13.3 Examples of Sticky Bit Clearing	
15 Ordering Information	14 Package Information	
16 Revision History	15 Ordering Information	
	16 Revision History	94



List of Tables

Table 1 Pin Description	8
Table 2 Absolute Maximum Ratings	12
Table 3 Operating Temperature and Thermal Characteristics	12
Table 4 Input Clock Characteristics	14
Table 5 Serial Data and GPIOs	15
Table 6 Output Serial and Status Pin	16
Table 7 Output Clock Characteristics	16
Table 8 Fault Monitoring Indicators	18
Table 9 Crystal Requirements	19
Table 10 Output RMS Jitter in Frequency Translation Modes	20
Table 11 Close-In Offset Phase Noise	22
Table 12 Power Supply Rejection	22
Table 13 Adjacent Output Cross Talk	22
Table 14 Output Clock Specifications	22
Table 15 PIF Description	28
Table 16 GPIO Latching Configuration	35
Table 17 GPIO Latch Decoding	35
Table 18 EEPROM Data Organization	38
Table 19 EPPROM Data Blocks	39
Table 20 TDC Specifications	69
Table 21 Analog and Digital Channel Selection	70
Table 22 Clock Pair Selection for Comparison	71
Table 23 Output Clock Pair Selection	72
Table 24 Read Interface	72
Table 25 Input TDC Programming Options	73
Table 26: GPIO Latching Configuration	74
Table 27: GPIO latch Decoding	74
Table 28: I2C bus Timing Specifications	79
Table 29 SPI Pin Configuration 8	80
Table 30 SPI Modes of operation	81
Table 31 SPI Timing Specifications 8	81
Table 32 Tabular Listing of Alarm Registers	86
Table 33 Ordering Information for AU5508	93
Table 34 Revision History	94



List of Figures

Figure 1 Functional Overview	2
Figure 2 AU5508 Pin Configuration	8
Figure 3 Representative Phase Noise Measurement [54M XTAL- Free Run Mode]	. 21
Figure 4 Representative Phase Noise Measurement [54M XO External- Sync Mode]	. 21
Figure 5 AU5508 Functional Block Diagram	. 26
Figure 6 Output Clock Distribution	. 27
Figure 7 PLL Internals	. 27
Figure 8 Master Memory Structure	. 30
Figure 9 Slave Memory Structure	. 31
Figure 10 Master Wake-Up Finite State Machine	. 33
Figure 11 Slave Wake-Up Finite State Machine	. 34
Figure 12 Crystal Connections	. 41
Figure 13 CMOS XO Connections	. 42
Figure 14 Differential XO Connections	. 42
Figure 15 AU5508 Input Slave Architecture	. 43
Figure 16 5 Differential / 10 SE Inputs + OCXO SE Input	. 44
Figure 17 Input Buffer Structure	. 44
Figure 18 Interface Type-I: Single Ended DC Coupled	. 45
Figure 19 Interface Type II Single Ended Direct AC Coupled	. 46
Figure 20 Interface Type III SE AC Coupled with 50 ohm termination	. 47
Figure 21 Interface Type IV Differential AC Coupled 4A	. 47
Figure 22 Interface Type IV Differential AC Coupled 4B	. 48
Figure 23 Interface Type IV Differential AC Coupled 4C	. 48
Figure 24 Interface Type V Differential DC Coupled 5A	. 48
Figure 25 Interface Type V Differential DC Coupled 5B	. 48
Figure 26 Basic DLPF Block Diagram	. 52
Figure 27 Basic Mode of Operation	. 52
Figure 28 Holdover and Phase Build-Out Modes	. 53
Figure 29 Closed-Loop S/W Filtering Mode	. 54
Figure 30 Timing Diagram illustrating the closed-loop S/W filtering sequence	. 55
Figure 31 PTP Mode	. 56
Figure 32 DCO Increment/Decrement path for inner-loop	. 56
Figure 33 Architecture of the inner-loop increment/decrement path	. 57
Figure 34 Smart DCO Mode	. 58
Figure 35 Smart DCO Transmitters (Tx1, Tx2) and Receivers (Rx1, Rx2) in a PLL	. 58
Figure 36 AU5508 Output Driver	. 59
Figure 37 Waveform Convention	. 60
Figure 38 Output Driver used with traditional DC Coupled LVDS receiver	. 60
Figure 39 AC Coupled Receiver side resistive Termination options	. 61
Figure 40 Output Driver used with traditional DC Coupled CML receiver	. 61
Figure 41 Output Driver used with traditional HCSL receiver	. 62
Figure 42 DC Coupled LVCMOS	. 62
Figure 43 Output Driver used with traditional DC Coupled LVDS receiver	. 63
Figure 44 sysref_clock_out behaviour with respect to sysref_trigger	. 64
Figure 45 sysref_clock_out behaviour with respect to sysref_trigger in pulser mode	. 65



Figure 46 syncb_clock_out behaviour with respect to syncb_trigger	65
Figure 47 Case for Phase difference between $-\pi$ and $-0.5^*\pi$	66
Figure 48 Case for Phase difference between $-2^*\pi$ and $-\pi$	66
Figure 49 Case for Phase difference between 0.5* π and π	66
Figure 50 Case for Phase difference between π and $2^{*}\pi$	66
Figure 51 Case for Phase difference between 0 and $0.5^*\pi$	67
Figure 52 Case for Phase difference between -0.5* π and 0	67
Figure 53 TDC Block Diagram	68
Figure 54 TDC with same and integer related inputs	68
Figure 55 Minimum phase difference is reported for integer related cases	69
Figure 56 Count Processing	70
Figure 57 Clock Pair Selection	71
Figure 58 EEPROM read	75
Figure 59 SCL Synchronization	76
Figure 60 Arbitration	76
Figure 61 Start Byte Procedure	77
Figure 62 I2C Timing Waveform	80
Figure 63 SPI Timing Diagram	82
Figure 64 SPI Single Write – AU5508	82
Figure 65 SPI Incrémental Write – AU5508	83
Figure 66 SPI Burst Write – AU5508	84
Figure 67 SPI Single Read – AU5508	84
Figure 68 SPI Incremental Read – AU5508	85
Figure 69 SPI Burst Read – AU5508	85
Figure 70 Package Information	92



1 Pin Description





Table I Fill Description	Table '	l Pin	Descri	ption
--------------------------	---------	-------	--------	-------

Name	I/O Type	Pin. No	Voltage Level	Default Pull Up/ Down	Description
ХВ	Output	1			Crystal Output. Crystal connects to this pin. Leave unconnected if External oscillator is connected to XA.
ХА	Input	2	< 1.8 V		Crystal Input. External reference clock input.
VDDXO_3V3	Power	3	2.375 V – 3.6 V		Analog Power supply for Crystal Oscillator
VDDFT_1V8	Power	4	1.71 V – 2 V		Analog Power Supply for Frequency tracking PLL, Input TDC.
RSTB	Reset	5	VDDIO (Pin 48)	Pull up	Reset Input. RSTB should be held low and released from low to high ONLY when all supplies to the chip have crossed 90% of their final value.
VDDIN	Power	6	1.71 V/2.5 V/ 3.6 V		Analog Power Supply for Input buffers and dividers as well as Clock Monitors



Name	I/O Type	Pin. No	Voltage Level	Default Pull Up/ Down	Description
осхо/тсхо	Input	7	-0.5V – 3.6 V		Clock reference input. A low wander input such as an OCXO or TCXO clock can be applied on this input. Alternatively, it can be used as an extra single ended CMOS input.
INOP	Input	8	-0.5V – 3.6 V		Clock + for differential clock input. Single ended Input clock.
INON	Input	9	-0.5V – 3.6 V		Clock - for differential clock input. Single ended Input clock.
IN1P	Input	10	-0.5V – 3.6 V		Clock + for differential clock input. Single ended Input clock.
IN1N	Input	11	-0.5V – 3.6 V		Clock - for differential clock input. Single ended Input clock.
IN2P	Input	12	-0.5V – 3.6 V		Clock + for differential clock input. Single ended Input clock.
IN2N	Input	13	-0.5V – 3.6 V		Clock - for differential clock input. Single ended Input clock.
IN3P	Input	14	-0.5V – 3.6 V		Clock + for differential clock input. Single ended Input clock.
IN3N	Input	15	-0.5V – 3.6 V		Clock - for differential clock input. Single ended Input clock.
NC	No Connect	16			Pin not bonded.
IN4P	Input	17	-0.5V – 3.6 V		Clock + for differential clock input. Single ended Input clock.
IN4N	Input	18	-0.5V – 3.6 V		Clock - for differential clock input. Single ended Input clock.
SCLK	I/O	19	VDDIO (Pin 48)	Pull Up	Serial Clock for I2C/SPI Mode
SDIO	I/O	20	VDDIO (Pin 48)	Pull Up	I/O data port in I2C/3W SPI. Output port in 4W SPI mode.
SDI_A1	I/O	21	VDDIO (Pin 48)	Pull Up	Input data port in 4W SPI. Optional I2C Address bit.
CSB_A0	Input	22	VDDIO (Pin 48)	Pull Up	Input port as chip select in SPI mode. Optional I2C Address bit.
LATCH_BYPAS S/ NC	Input	23	VDDIO (Pin 48)	Pull Down	Enable bypass Wake Up GPIO latching/ No Connect for parts where GPIO latching function is needed.
VDD_3V3	Power	24	2.375 V – 3.6 V		Analog PLL Power Supply.
TEST_ENB	Input	25	VDDIO (Pin 48)	Pull Up	Enable DFT Test Mode. The TEST_ENB pin needs pull up less than 5k to VDDIO.
GPIO3	I/O	26	VDDIO (Pin 48)	Pull Down	Configurable as General Purpose IO.
OUTON	Output	27	VDDO0		Clock – for differential Output. Single ended CMOS Output.
OUTOP	Output	28	VDDO0		Clock + for differential Output. Single ended CMOS Output.
VDDO0	Power	29	1.71 V – 3.6 V		Power supply for OUT0 drivers.
NC	No Connect	30			Pin not bonded.
VDDO1	Power	31	1.71 V– 3.6 V		Power supply for OUT1 drivers.
OUT1P	Output	32	VDDO1		Clock + for differential Output. Single ended CMOS Output.
OUT1N	Output	33	VDDO1		Clock - for differential Output. Single ended CMOS Output.
GPIO9	I/O	34	VDDIO (Pin 48)	Pull Up	Used I2C/SPI select during power up. Configurable as General Purpose IO.



Name	I/O Type	Pin. No	Voltage Level	Default Pull Up/ Down	Description
OUT2N	Output	35	VDDO2		Clock – for differential Output. Single ended CMOS Output.
OUT2P	Output	36	VDDO2		Clock + for differential Output. Single ended CMOS Output.
VDDO2	Power	37	1.71 V– 3.6 V		Power supply for OUT2 drivers.
VDDO3	Power	38	1.71 V – 3.6 V		Power supply for OUT3 drivers.
OUT3P	Output	39	VDDO3		Clock + for differential Output. Single ended CMOS Output.
OUT3N	Output	40	VDDO3		Clock - for differential Output. Single ended CMOS Output.
VDDO4	Power	41	1.71 V – 3.6V		Power supply for OUT4 drivers.
OUT4P	Output	42	VDDO4		Clock + for differential Output. Single ended CMOS Output.
OUT4N	Output	43	VDDO4		Clock - for differential Output. Single ended CMOS Output.
VDDO5	Power	44	1.71 V– 3.6 V		Power supply for OUT5 drivers.
OUT5P	Output	45	VDDO5		Clock + for differential Output. Single ended CMOS Output.
OUT5N	Output	46	VDDO5		Clock - for differential Output. Single ended CMOS Output.
GPIO2	I/O	47	VDDIO (Pin 48)	Pull Up	Configurable as General Purpose IO.
VDDIO	Power	48	1.71 V– 3.6 V		GPIO/Serial Interface port Power Supply.
GPIO1	I/O	49	VDDIO (Pin 48)	Pull Up	Configurable as General Purpose IO.
OUT6N	Output	50	VDDO6		Clock – for differential Output. Single ended CMOS Output.
OUT6P	Output	51	VDDO6		Clock + for differential Output. Single ended CMOS Output.
VDDO6	Power	52	1.71 V– 3.6 V		Power supply for OUT6 drivers.
OUT7N	Output	53	VDDO7		Clock – for differential Output. Single ended CMOS Output.
OUT7P	Output	54	VDDO7		Clock + for differential Output. Single ended CMOS Output.
VDD07	Power	55	1.71 V– 3.6 V		Power supply for OUT7 drivers.
GPIO5	I/O	56	VDDIO (Pin 48)	Pull Up	Configurable as General Purpose IO.
OUT8N	Output	57	VDDO8		Clock – for differential Output. Single ended CMOS Output.
OUT8P	Output	58	VDDO8		Clock + for differential Output. Single ended CMOS Output.
VDDO8	Power	59	1.71 V– 3.6 V		Power supply for OUT8 drivers.
VDDO9	Power	60	1.71 V– 3.6 V		Power supply for OUT9 drivers.
OUT9P	Output	61	VDDO9		Clock + for differential Output. Single ended CMOS Output.
OUT9N	Output	62	VDDO9		Clock - for differential Output. Single ended CMOS Output.
GPIO4	I/O	63	VDDIO (Pin 48)	Pull Up	Configurable as General Purpose IO.
OUT10N	Output	64	VDDO10		Clock – for differential Output. Single ended CMOS Output.
OUT10P	Output	65	VDDO10		Clock + for differential Output. Single ended CMOS Output.
VDDO10	Power	66	1.71 V– 3.6 V		Power supply for OUT10 drivers.
NC	No Connect	67			Pin not bonded.



Name	I/O Type	Pin. No	Voltage Level	Default Pull Up/ Down	Description
VDDO11	Power	68	1.71 V– 3.6 V		Power supply for OUT11 drivers.
OUT11P	Output	69	VDDO11		Clock + for differential Output. Single ended CMOS Output.
OUT11N	Output	70	VDDO11		Clock - for differential Output. Single ended CMOS Output.
GPIO0	I/O	71	VDDIO (Pin 48)	Pull Down	Configurable as General Purpose IO.
RESET_DIS/NC	I/O	72	VDDIO (Pin 48)	Pull Down	Hard Reset Disable function. Disables Hard reset (RSTB pin5) when pulled high.
Ground		ePad	0 V		Ground Pad

Note: The internal pull up and pull-down resistors are 25k by default.



2 Electrical Characteristics

Description	Conditions	Symbol	Min	Тур	Max	Units
Supply Voltages	Reference XO Supply FTPLL Supply Input Supply PLL Supply GPIO Supply	Vddxo_3v3 Vddft_1v8 Vddin Vdd_3v3 Vddio	-0.5		+3.63	V
Output bank supply voltage	Output Driver Supply	Vddo	-0.5		+3.63	V
Input voltage, All Inputs	Relative to GND Clock Inputs OCXO Input GPIO inputs	V _{IN}	-0.5		+3.63	V
XO Inputs	Relative to GND	V _{xo}	-0.5		+1.8	V
I2C Bus input voltage	SCLK SDIO	V _{INI2C}	-0.5		+3.63	V
SPI Bus input voltage	SDI_A1 CSB_A0	VINSPI	-0.5		+3.63	V
Storage temperature	Non-functional, Non- Condensing	Ts	-55		+150	°C
Programming Temperature		Tprog	+25		+85	°C
Maximum Junction Temperature in Operation		T _{JCT}			+125	°C
Programming Voltage (for Programming the OTP (Fuse Memory).		Vprog	2.375	2.5	2.625	V
ESD (human body model)	JESD22A-114	ESDнвм			2000	V
ESD (charge device model)		ESD _{CDM}			500	V
Latch Up	JEDEC JESD78D	LU			100	mA

Table 2 Absolute Maximum Ratings

Notes:

• Exceeding maximum ratings may shorten the useful life of the device.

• Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or at any other conditions beyond those indicated under the DC Electrical Characteristics is not implied.

• Exposure to Absolute-Maximum-Rated conditions for extended periods may affect device reliability or cause permanent device damage.

• Any pin category not covered here has a default minimum rating of -0.5 V and a default maximum rating of 3.63 V.

Description	Conditions	Symbol	Min	Max	Units				
Ambient temperature		TA	-40	-40 -		°C			
Junction temperature		TJ			+125	°C			
AU5508: 72-QFN package									
Thermal Resistance	Still Air			18.1					
	Air Flow :1m/s	θ _{JA}		°C/W					
	Air Flow: 2m/s								
Thermal Resistance		θις	67			°C/W			
Junction to Case		0.00		0.17		0/11			
Thermal Resistance		AIR		646		°C/W			
Junction to Board		C ^{1D}		0.40		0/11			

Table 3 Operating Temperature and Thermal Characteristics



Description	Conditions	Symbol	Min	Тур	Max	Units
AU5508	l					
DI L. Guanha	2.5 V range: ± 5%	M	2.375	2.5	2.625	V
	3.3 V range: ± 10%	V DD_3V3	2.97	3.3	3.63	V
XO Sumplu	2.5 V range: ± 5%	N/	2.375	2.5	2.625	V
XO Supply	3.3 V range: ±10%	VDDXO_3V3	2.97	3.3	3.63	V
FTPLL/TDC Supply	1.8 V range: ±5%	VDDFT_1V8	1.71	1.8	1.89	V
	1.8 V range: ±5%		1.71	1.80	1.89	V
Input Buffer Supply	2.5 V range: ±5%	Vddin	2.375	2.50	2.625	V
	3.3 V range: ±10%		2.97	3.3	3.63	V
	1.8 V range: ±5%		1.71	1.80	1.89	V
GPIO Supply	2.5 V range: ±5%	Vddio	2.375	2.50	2.625	V
	3.3 V range: ±10%		2.97	3.3	3.63	V
	1.8 V range: ±5%		1.71	1.80	1.89	V
Output Driver Supply	2.5 V range: ±5%	V _{DDO}	2.375	2.50	2.625	V
	3.3 V range: ±10%		2.97	3.3	3.63	V
Power Dissipation (VDI	D_3V3 = VDDXO_3V3 = V	DDO = 3.3 V,	VDDFT_1V8 =	= 1.8)		
	4 PLLs, 12 Outputs					
Total Power Dissipation	5 DE Inputs, OCXO	Pd		2.2		W
(3.3V LVDS Outputs @	PLL					
156.25M)	1 PLL, 2 Outputs			500		m\\/
	1 DE			000		11100
Supply Current	I		1	1	1	
VDDIN	All Five DE Inputs assumed to be enabled	I _{DDIN}		55		mA
VDD_3V3	All Four PLLs and All 12 Outputs enabled	IDD_3V3		350		mA
VDDFT_1V8	FTPLL and All 10 Input TDC enabled	Iddft_3v3		100		mA
VDDXO_3V3	Crystal Oscillator	Iddxo_3v3		10		mA
	LVPECL, output pair terminated 50 Ω to V _{TT} (VDDO – 2 V).	IDDO ^[1,2,3,5]		44		mA
	CML, output pair terminated 50 Ω to VDDO	IDDO ^[1,5]		20		mA
VDDO ^[4,7]	HCSL, output pair with HCSL termination	I _{DDO} ^[1,5]		34		mA
	LVDS output pair terminated with an AC or DC Coupled diff 100 Ω	Iddo ^[1,5]		28		mA
	LVCMOS, 250 MHz, 2.5V output, 5-pF load	IDDO ^[5,6]		15		mA

Notes:

1. LVPECL standard is supported for VDDO = {2.5 V, 3.3 V}. HCSL, CML and LVDS standards are supported for VDDO = {1.8 V, 2.5 V, 3.3 V}.

2. LVPECL mode provides 6 mA of common mode current on each output.

3. A 50 Ω Termination resistor with a DC bias of VDDO – 2 V for LVPECL standards is supported for VDDO = {2.5 V, 3.3 V}.



- 4. IDDOx Output driver supply current specified for one output driver in the table. This includes current in each of the output module that includes output dividers, drivers and clock distributions.
- 5. Refer to the Output Termination Information in Section 9 in the data sheet for the description of the various terminations that are supported.
- 6. Both P and N terminal are active in LVCMOS mode.
- 7. Current consumption doesn't account for load current. LVCMOS current include load current also.

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
	Differential ^[1]		0.5	_	2100M	Hz
Input Frequency Range	P Side Single Ended ^[1]	f _{IN}	0.5	_	250M	Hz
	N Side Single Ended ^[2]		0.5	_	187.5M	Hz
PLL Input Frequency Range ^[3]	PLL Input Frequency	f _{IN_DPLL}	0.5	_	12.5M	Hz
Input Buffer with Differenti	al DC or AC Coupled (See Inp	ut Slave Descript	ion for Ter	mination inform	nation)	
Input Common Mode Voltage Range (for DC Coupled Differential Inputs) ^[4]	Differential DC coupled inputs; Defined as cross point	V _{CMR}	0.25	-	VDDIN – 0.85	V
Voltage Swing (Differential	f _{IN} < 400 MHz		100	—	-	mV
Amplitude Peak or Single Ended Peak to Peak for the	400 MHz < f _{IN} < 750 MHz	VP _{IN} ^[5]	225	—	-	mV
differential signal)	750 MHz < f _{IN} < 2100 MHz		350	—	-	mV
Slew Rate		SR	400	-	-	V/µs
Input Capacitance		C _{IN}	-	1	-	pF
Input Resistance	Differential DC (on each input)	R _{IN}	_	26		kO
	Differential AC		-	10	-	1132
Single Ended AC Coupled	input (IN0P/N, IN1P/N, IN2P/N,	IN3P/N, IN4P/N,	OCXO Inpu	ıt)		
Voltage Swing (Vpp)	AC-Coupled f_{IN} < 250 MHz	f _{IN,SE_AC}	500	_	3600	mV
Slew Rate ^[6]		SR	400	—	—	V/µs
Duty Cycle		DC	40	—	60	%
Input Capacitance		C _{IN}	_	0.3	_	pF
Input Resistance	AC Coupled SE	R _{IN}	_	24	_	kΩ
Single Ended DC-coupled	(IN0P/N, IN1P/N, IN2P/N, IN3P	/N, IN4P/N, OCXC	Input)			
		V _{IL}	-0.2	—	0.4	V
input voltage		V _{IH}	0.8	_	VDDIN	V
Slew Rate ^[6]		SR	400	_	_	V/µs
Duty Cycle ^[7]		DC	40	—	60	%
Input Resistance		R _{IN}	-	26	—	kΩ
Reference Clock (Applied	to XA), Can be external XO					
Reference Clock	Range for best jitter	E	48	-	160	MHz
Frequency	Overall supported range	• IN_KEF	25	-	160	MHz
Input Voltage Swing ^[8]	Single Ended peak to peak	V _{IN_SE}	365	-	2000	mVpp_se

Table 4 Input Clock Characteristics



Parameter	Conditions	Symbol	Min	Тур	Мах	Unit
Slew rate		SR	400	-	-	V/us
Duty Cycle		DC	40	-	60	%

Notes:

1. Differential and SE P Side has fractional divider with integer divide range of 2 to 65535

2. SE N Side has integer divider with divide range of 2-15

3. For proper device operation, the input frequency is internally divided down to 12.5 MHz or less (PLL Phase Detector maximum frequency = 12.5 MHz). This is achieved using internal dividers in the chip.

4. For VDDIN = 1.8 V, max V_{CMR} = VDDIN - 0.5 V.

5. VP_{IN} is the single-ended peak-peak of the input signal which is equal to the differential peak. This is the swing requirement for both AC and DC coupled differential inputs where the swing is considered at the pin inputs.





6. Minimum slew rate specification is for best noise performance.

7. The following Table shows the minimum Pulse Width supported for various Input Clock frequencies with 54 MHz Reference clock

XTAL/XO (with Doubler enabled)	Input Frequency (Hz) >	Input Frequency (Hz) <=	Minimum Input Clock Pulse
	0.5	15	10 ms
	15	210	1 ms
	210	3.5 K	50 us
108 MHz	3.5 K	55 K	5 us
	55 K	850 K	200 ns
	850 K	30 M	15 ns
	30 M	1 G	DC: 40%-60%

8. Max Voltage at XA pin should be < 1.8 V.

Table 5 Serial Data and GPIOs

Parameter	Condition	Symbol	Min	Тур	Max	Unit
Input Voltage		VIL			$0.3 \ x \ V_{\text{DDIO}}{}^1$	V
input voltage		VIH	$0.7 \times V_{DDIO}^{1}$		VDDIO	V
Input Capacitance		CIN		1		рF
Input Resistance		RIN		25		kΩ
Minimum Pulse Width	FINC, FDEC ^[2,3]	PW	100			ns
Minimum RESET duration		T _{RES}	100			μs
Update Rate	FINC, FDEC ^[2,3]	Fur	1	—	_	μs
Minimum RESET Pulse Width			100	_		us
Minimum time between RSTb release and SPI/I2C ready			1	_	_	ms

Notes:

1. VDDIO is the voltage used for all the status GPIOs and the serial interface. This is the voltage applied on Pin 48

2. FINC/FDEC are the increment and decrement for the DCO operation from the pins

3. Minimum Pulse width/update rate are specified for free run PLL DCO



Table 6 Output Serial and Status Pin

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit			
All VDDIO based GPIOs									
Output Voltage	I _{он} = -2 mA	Vон	V _{DDIO} x 0.75	_	—	V			
	$I_{OL} = 2 \text{ mA}$	Vol	—	—	V _{DDIO} x 0.25	V			

Notes:

• VDDIO is the voltage used for all the status GPIOs and the serial interface. This is the voltage applied on Pin 48

Table 7 Output Clock Characteristics

Description	Conditions	Symbol	Min	Тур	Мах	Units
Differential output frequency continuous support ^{[1],[2]}	Differential output standards		0.5		800M	Hz
Differential output frequency Selective Higher Frequency Support (For >800MHz outputs) ^[3]	Differential Output Standards	Fout, diff ^[1,3]	61.44M* = 921. 1843.2	{15, 20, 24, 30 6M, 1228.8M, 2M, 1966.08M, 2949.12M), 32, 40, 48} 1474.56M, , 2457.6M,	Hz
Single ended output frequency	LVCMOS outputs	F _{out, se}	0.5		250 M	Hz
PLL loop bandwidth	Programmable	F _{BW}	0.0000 9		4000	Hz
Jitter peaking ^[4]	Meets SONET Jitter Peaking requirements in closed loop (see footnote)	Јреак			0.1	dB
Time delay before the historical average for output frequency is considered.	Programmable in register map	H _{delay} ^[5]	0.002		35	s
Length of time for which the average of the frequency is considered	Programmable in register map	H _{AVG} ^[5]	0.004		70	S
Power Supply to I2C or SPI interface ready	No I2C or SPI transaction valid till 10ms after all power supplies are ramped to 90% of final value.	T _{start}			10	ms
Hold Time for GPIO Latching ^[6]	Hold time for GPIO latched inputs available on the GPIOs after the RSTB pin is driven from low to high	T _{HOLD} ^[6]	1			ms
DCO Mode Frequency Step Resolution ^[7]	Frequency Increment or Decrement resolution. This is controlled through the register map.	F _{RES,DCO} ^[7]	0.001			ppt
Output Phase Shift ^[8]	Resolution for output delay between clocks from same PLL. Resolution Programmable per output clock with this resolution for a total delay range of $\pm T/2$ where T is the time period of the output clock	T _{reso} ^[8]		35		ps
Output Skew ^[9]	Skew between outputs from the same PLL set up with same phase shift code	T _{SKEW} ^[9]	-50		50	ps



Description	Conditions	Symbol	Min	Тур	Max	Units
Input Phase Shift Resolution ^[10]	Programmable delay resolution for all outputs that are locked to a particular input. Input phase shift is programmable per input clock with this resolution for a total delay of ±T/2 where T is the time period of the input clock	T _{RESI} ^[10]	1			ps
	Standard Mode	TLOCK		300m		sec
PLL Lock Time ^[11]	1 pps Mode, Input to Output Phase Error < +/- 30ns	$T_{LOCK_PHASE_1PPS}$			30	sec
Maximum Phase Hit ^[12]	Default PBO Hitless Switching Mode (no phase propagation)	T _{MAX} ^[12]	-25		25	ps
Input to Output Delay variation in external ZDB mode (external ZDB with feedback on the PCB) ^{[13][14]}	Any output to any input external feedback is possible. Supported for all PLLs. Multiple PLLs in external ZDB are supported concurrently	T _{zdelay}	-100		100	ps
Internal ZDB Mode Input to Output Delay Variation ^[14]	Supported for all PLLs. Multiple PLLs in internal ZDB are supported concurrently.	T _{zdelay,int}	-500		500	ps
Uncertainty in Input to Output Delay	Maximum variation in the static delay from input to output clock between repeated power ups of the chip	ΔT_{DELAY}	-225		225	ps
PLL Pull Range		ω _P		500		ppm

Notes:

1. The continuous frequency support implies that all output frequencies till 800 MHz are available with no gaps.

2. The VCOs support two ranges: A Low Band Range of 4843.75 MHz to 5898.24 MHz and a High Band Range of 6875 MHz to 8000 MHz. Along with the fully flexibly output multiplexer for the output clocks, this provides for customer use cases to be easily supported with several concurrent frequencies for application scenarios possible from a single PLL.

- 3. Specific multiples of 61.44 MHz are provided for Wireless applications. Please contact Aurasemi for more frequency options and details.
- 4. Jitter peaking limit of < 0.1 dB can be enabled as an option for cases (such as SONET) where there is such a critical requirement. For other cases, the jitter peaking can be made slightly higher to enable faster transients and lock characteristics.
- 5. Hitless Switching enables PLL to switch between input clocks when the current clock is lost,
 - a. Clock Loss can be defined as a specified number of consecutive missing pulses.
 - b. Priority list for the input clocks can be set in the register map independently for each PLL.
 - c. Output is truly hitless (no phase transient and 0 ppb relative error in frequency) for exactly same frequency input clocks that are switched in Phase Build Out Mode.
 - d. Hitless switching support is both revertive and non-revertive
 - i. Revertive / Non-revertive Support: Assume Clock Input 0 is lost and switch is made to Clock Input 1. Then, PLL reverts to Clock Input 0 when it becomes valid again in Revertive mode. It does not switch back to Clock Input 0 even when it becomes valid again in the non-Revertive mode.
 - c. Entering hold over mode is supported with the frequency frozen at a historical average determined from the H_{DELAY} and H_{AVG} settings.



6. The AU5508 chip provides a GPIO latching function that allows for certain GPIOs to function as latched GPIOs that are latched along with the release of chip reset (using the RSTB pin) and can the same pin is released for other functions in steady state. GPIO latching is disabled by default. GPIO latching is offered as a factory programmed part with non 00 code.



- a. This requires the RSTB pin to be held low and released from low to high ONLY when all supplies to the chip have crossed 90% of their final value.
- b. This further requires that the GPIOs whose inputs are used for GPIO latching should "Hold" the expected value for latching for at least 1ms of time after the RSTB pin has reached 90% of the VDDIO supply.
- 7. The 0.001 ppt specification is for the smallest frequency step resolution available. The frequency resolution for the DCO mode frequency step is independently programmable for each DCO step.
 - c. DCO steps are applicable on both XO referenced PLLs (free run) and input referenced PLL (sync mode)
 - d. DCO step size is programmed in the programmable interface (PIF) using the serial I2C or SPI interface
 - e. DCO is enacted in response to a trigger. This trigger can be provided either with a register based write through the serial
- interface or a pin-based trigger where a GPIO is programmed for the purpose of the increment and decrement DCO trigger. 8. The delay referred to here is delay between outputs from the same PLL. Such a delay can delay a clock by as much as 180 degrees which is half of a time period of the output clock with the resolution of 35 ps.
 - f. All output clocks from one specific PLL are phase aligned by default. Relative delay adjustment is then possible on each clock individually as defined by the T_{RES} parameter for a total delay range of $\pm T/2$ where T is the time period of the output clock.
- 9. This is the skew between outputs from the same PLL such that they are set up with the same relative output phase shift code.
- 10. The delay referred to here is from input to output hence it appears in the system as an input phase shift. All outputs from a PLL that is locked to a particular input can move by as much as 180 degrees of the input clock for the PLL (which is half the time period for the PLL input clock) and with a resolution of +/- 10ps.
- 11. For low PLL Loop Bandwidths, wake up time can be very large unless the speed up features are used. The speed up feature provides the user options to use a completely independent time constants for the wake-up transitioning to the regular bandwidth after frequency and phase are locked
 - a. Fast Lock Bandwidth needs to be less than 100 times smaller than the input clock frequency (divided input at PLL phase detector) for stable and bounded (in time) lock trajectory of the PLL
 - b. 1 PPS locking has extra features inbuilt especially with respect to facilitating the sub +/- 30ns phase lock in addition to the frequency lock within the 30 seconds specification
- 12. This test is for 2 inputs at 8M that are switched to get a 156.25M output.
- 13. Both input and feedback at 8MHz with the delays exactly matched and same slew for both for the chip
- 14. Internal ZDB mode is supported concurrently on any number of PLLs. The delay specification here is for delay between the input port and output port of the chip. With PLL A and B configured in Internal ZDB mode, only internal feedback frequency can be brought out on OUT0 and with PLL C and D configured in Internal ZDB mode, only internal feedback frequency can be brought out on OUT11.

Description	Conditions	Symbol	Min	Тур	Max	Units
Clock Loss Indicator Thresholds	Clock Loss Indicators can be set on any of the 10 inputs or OCXO or ClkInSync. Loss of 2-16 consecutive pulses can be used to indicate a clock loss. Programmable in the register map.	CL _X ^[1,4,5]	2		16	Pulses
Fine Frequency Drift Indicator Thresholds: Range	Fine Drift Indicators programmable from ±2 ppm upto ±500 ppm in steps of ±2 ppm.	FDx ^[2,3,4,5]	±2		±510	ppm
Coarse Frequency Drift Indicator Thresholds	Coarse Drift Indicators programmable from ±100 ppm upto ±1600 ppm in steps of ± 100 ppm.	FDx ^[2,3,4,5]	±100		±1600	ppm
Phase Lock Loss Indicator	±1600 ppm in steps of ± 100 ppm. Provides phase locking indication for lock of the input and feedback clock phases with respect to each other for each PLL. This is particularly useful for 1 PRS lock		1n		100u	sec

Table 8 Fault Monitoring Indicators



Description	Conditions	Symbol	Min	Тур	Max	Units
Lock Loss Indicator Threshold ^[6]	Lock Loss Indicator threshold is programmable in the range specified from the following choices for setting and clearing LL: $\{\pm 0.05, \pm 0.1\}$ ppb, $\{\pm 0.5, \pm 1\}$ ppb, $\{\pm 0.2, \pm 0.4\}$ ppm, $\{\pm 2, \pm 4\}$ ppm, $\{\pm 20, \pm 40\}$ ppm, $\{\pm 200, \pm 400\}$ ppm, $\{\pm 2000, \pm 4000\}$ ppm	LL	±0.05 ppb		±4000 ppm	

Notes:

1. Clock Loss Indicators are used for:

- a. Hitless Switching Triggers
- b. Update in Status Registers in the register map
- 2. Frequency Drift Indicators can use any one of the 10 inputs, OCXO, Internal ClockInSync or the Crystal / Reference input clock as the golden reference with respect to which FDx for all other clocks can be recorded in the Status Registers. FDx thresholds for each clock input for each clock can be set independently.
- 3. Coarse and Fine Frequency Drift indicators can be concurrently enabled. This enables the user to detect fast drifting frequencies since detecting fine drifts will take longer measurements.
- 4. Clock loss and Lock loss indicators are available as alerts on GPIO pins as described in Section 7.1.
- 5. Clock Loss can be combined with either of the frequency drift monitors (coarse and fine) to trigger the hitless switching event in the PLLs. The trigger for a hitless switching event in the PLL can therefore be either the Clock Loss event or either of Clock Loss or Frequency Drift.
- 6. Following Table shows the resolution of lock detection threshold

LL Threshold	0.05	0.1	0.5	1	0.2	0.4	2	4	20	40	200	400	2000	4000
Detection Resolution	0.0)2	0.2	2	0.02		0.2		2		20		200	
Units	рр	b	рр	b	pp	m	pp	m	pp	m	рр	m	pp	m

Description	Conditions	Symbol	Min	Тур	Max	Units			
High Fundamental Freq	High Fundamental Frequency Crystal Reference (H000FF)								
Crystal Frequency	Can be supported with a fundamental crystal of 100-160 MHz range.	XTAL _{IN}	100		160	MHz			
C0 cap for crystal	Small range around CL	XTAL _{C0}			2	pF			
CL cap for crystal	only	XTALCL		5		рF			
ESR for crystal	ESR defined at frequency of oscillation	XTALesr			40	Ω			
Rm1 for crystal		XTAL _{Rm1}			20	Ω			
Power delivered to crystal	Drive Level to the crystal	XTALPWR		100		μW			
Low Frequency Fundan	Low Frequency Fundamental Crystal (LFF)								
Crystal Frequency	Can be supported with a fundamental crystal > 25 MHz range. For Best Performance use an LFF crystal > 48 MHz	XTALIN	25		54	MHz			
C0 cap for crystal	Small range around CL	XTAL _{C0}			2	рF			
CL cap for crystal ^[2]	only	XTAL _{CL}		8		pF			
ESR for crystal	ESR defined at frequency of oscillation	XTAL _{ESR} ^[1]			40	Ω			
Rm1 for crystal		XTAL _{Rm1}			40	Ω			
Power delivered to crystal	Drive Level to the crystal	XTAL _{PWR}		100		μW			

Table 9 Crystal Requirements



Notes:

- 1. ESR relates to the motional resistance Rm with the relationship $ESR = Rm (1 + C0/CL)^2$
- 2. The table specifies the Ci, Ce and Cs for the 54MHz XTAL with different CL. Ci is the internal differential capacitance offered by the chip whereas Ce (Ce=Ce1=Ce2) and Cs(Cs=Cs1=Cs2) are the Single Ended external and the stray cap on the PCB.

XTAL	Ci	Ce	Cs	Unit
54MHz (CL = 8pF)	7.5	0	1	pF
54MHz (CL = 12pF)	8.1	7	1	pF



Table 10 Output RMS Jitter in Frequency Translation Modes

Description	Conditions	Symbol	Min	Тур	Max	Units
RMS Jitter for 12 kHz – 20 MHz Integration Bandwidth	F _{OUT} = 156.25 MHz 54 MHz Crystal ^[3]			120		fs rms
F _{IN} = 38.88 MHz, PLL BW = 100 Hz, Single PLL Profile	F _{OUT} = 156.25 MHz 54 MHz External XO ^[4]	RMS _{JIT} ^[1,2]		110		fs rms

Notes:

1. For best noise performance in jitter attenuation mode, use lowest usable loop bandwidth for the PLL.

2. Does not include noise from the input clocks to the PLL for the 54M Crystal Mode.

3. Crystal is assumed to meet the specifications mentioned in the AU5508 Datasheet.

4. External XO with R&S SMA100 equipment for the reference (XO) and input Fin is used.





Figure 3 Representative Phase Noise Measurement [54M XTAL- Free Run Mode]

Notes: FOUT = 156.25 MHz, Fref = 54 MHz Crystal



Figure 4 Representative Phase Noise Measurement [54M XO External- Sync Mode]

Notes:

FOUT = 156.25 MHz, Fref = 54 MHz XO from SMA100A, Fin= 61.44MHz, PLL BW = 100Hz



Table 11 Close-In Offset Phase Noise

Description	Offset Frequency	Symbol	Min	Тур	Max	Units
Phase Noise Skirt F _{IN} = 38.88 MHz	100 Hz			-115		
	1 kHz			-130		
	10 kHz	PN ^[1]		-136		
$P_{OUT} = 122.88 \text{ MHz},$ PLL BW = 100 Hz	100 kHz			-141		aBC/HZ
54 MHz Crystal ^[2]	1 MHz			-153		
	10 MHz			-161		

Notes:

1. This is the noise contribution of the chip only without including the input and reference self-contributions.

2. External XO and Clock Inputs are fed from SMA100A source and HSM3001B respectively

Description	Conditions	Symbol	Min	Тур	Max	Units	
$F_{OUT} = 156.25 \text{ MHz},$ $F_{SPUR} = 100 \text{ kHz},$ BW = 100 Hz PSRR on PLL Supply	VDD_3V3 = 3.3 V	PSRRvdd		-90		dBc	
$F_{OUT} = 156.25 \text{ MHz},$ $F_{SPUR} = 100 \text{ kHz},$ BW = 100 Hz PSRR on Input Supply	VDDIN = 3.3 V	PSRR _{vddin}		-100		dBc	
$F_{OUT} = 156.25 \text{ MHz},$ $F_{SPUR} = 100 \text{ kHz},$ BW = 100 Hz PSRR on Output Driver Supply	VDDO = 3.3 V	PSRR _{VDDO}		-90		dBc	

Table 12 Power Supply Rejection

Notes:

• The PSRR is measured with a 50 mVpp sinusoid in series with the supply and checking the spurious level relative to the carrier on the output in terms of phase disturbance impact.

• Output PSRR measured with LVDS standard which is the recommended standard for AC Coupled terminations

Table 13 Adjacent Output Cross Talk

Description	Conditions	Symbol	Min	Тур	Max	Units
156.25 M and 155.52 M on adjacent outputs	LVDS Output	X _{TALK}		-75		dBc

Notes:

 Measured across adjacent outputs- All adjacent outputs are covered and the typical value for the worst-case output to output coupling is reported.

• This cross talk between outputs is mainly package dependent therefore terminated outputs are used for reporting these numbers ensuring that there is signal current in the bond wires.

Descriptions	Conditions	Symbol	Min	Тур	Max	Units		
DC Electrical Specifications - LVCMOS output (Complementary Out of Phase Outputs or One CMOS Output per Output Driver)								
Output High Voltage	4 mA load, VDD = 3.3 V	V _{OH}	VDDO-0.3		-	V		
Output High Voltage	4 mA load, VDD = 1.8V and 2.5 V	V _{OH}	VDDO-0.4		-	V		
Output Low Voltage	4 mA load	V _{OL}			0.3	V		
DC Electrical Specification	ns - LVCMOS output (In Pha	se Outputs)						
Output High Voltage	4 mA load, VDD = 3.3 V	V _{OH}	VDDO-0.35		-	V		
Output High Voltage	4 mA load, VDD = 2.5 V	V _{OH}	VDDO-0.45		-	V		
Output High Voltage	4 mA load, VDD = 1.8 V	V _{OH}	VDDO-0.5		-	V		
DC Electrical Specifications – LVDS Outputs (VDDO = 1.8 V, 2.5 V or 3.3 V range)								

Table 14 Output Clock Specifications



Descriptions	Conditions	Symbol	Min	Тур	Мах	Units
Output Common-Mode Voltage	VDDO = 2.5 V or 3.3 V range	V _{OCM}	1.125	1.2	1.375	V
Output Leakage Current	Output Off, VOUT = 0.75 V to 1.75 V	I _{OZ}	-20		20	μΑ
AC Electrical Specification	ns LVCMOS Output Load: 1	0 pF < 125 MI	Hz, 7.5 pF < 150 l	MHz, 5 pF > 150 M	MHz	
Output Frequency		f _{out}	0.5		250M	Hz
Output Duty cycle	Measured at 1/2 VDDO, loaded, f _{OUT} < 125 MHz	t _{DC}	45		55	%
Output Duty cycle	Measured at 1/2 VDDO, loaded, f _{OUT} > 125 MHz	t _{DC}	40		60	%
Rise/Fall time	VDDO = 1.8 V, 20-80%, Highest Drive setting	t _{RFCMOS}			2	ns
Rise/Fall time	VDDO = 2.5 V, 20-80%, Highest Drive setting	t _{RFCMOS}			1.5	ns
Rise/Fall time	VDDO = 3.3 V, 20-80%, Highest Drive setting	t _{RFCMOS}			1.2	ns
AC Electrical Specification	ns (LVPECL, LVDS, CML)					
Clock Output Frequency		f _{out}	0.5		2949.12 M	Hz
LVPECL Output Rise/Fall Time	20% to 80% of AC levels. Measured at 156.25 MHz for PECL outputs.	t _{RF}			350	ps
CML Output Rise/Fall Time	20% to 80% of AC levels. Measured at 156.25 MHz for CML outputs	t _{RF}			350	ps
LVDS Output Rise/Fall Time	20% to 80% of AC levels. Measured at 156.25 MHz for LVDS outputs.	t _{RF}			350	ps
HCSL Output Rise/Fall Time	20% to 80% of AC levels. Measured at 156.25 MHz for HCSL outputs.	t _{RF}			350	ps
Output Duty Cycle	Measured at differential 50% level, 156.25 MHz	topc	45	50	55	%
				100		
				200		
				300		
differential peak LVDS DC	Output (Programmable	VP	300	400	500	mV
Coupled Output ^{[1],[2]}	Typical Levels mentioned)			500		
				600		
			500	700	4000	
			500	500	1000	
				550		
	Measured at 156.25M Output (Programmable			600		
Programmable Output differential peak HCSI	Typical Levels mentioned)	VP		650		mV
Coupled Output ^{[1],[2]}	DC Coupled True HCSL			700		
	foot note			750		
			400	800	1000	-
				50		
	Measured at 156.25M			100		mV
Programmable Output	Output (Programmable			150		
differential peak CML	DC Coupled True CML	VP		200		
	termination assumed. See			250		
				300		
				350		



Descriptions	Conditions	Symbol	Min	Тур	Max	Units
			250	400	600	
				500		
				540		
	Measured at 156.25M Output (Programmable Typical Levels mentioned) DC Coupled True LVPECL termination assumed. See foot note	6.25M nmable nentioned) Ie ation oot note		580		
Programmable Output				620		
Coupled Output ^{[1],[2]}				660		mv
				680		
				700		
			450	720	900	

Notes: 1.

Convention for Waveforms
Differential Signal OUTP - OUTN
Single Ended Signals (OUTP, OUTN)

2. Please see Section 9 related to the output slave to determine the output termination supported as per standard.

- a. LVDS standard is recommended for most AC Coupled termination cases OR DC coupled differential 100 Ohm loading
 b. LVPECL Standard mentioned here supports the true traditional standard with DC coupled 50 Ohm terminations to VDDO- 2V or its corresponding Thevenin equivalent network.
- c. CML Standard mentioned here supports the true traditional standard with DC coupled 50 Ohm terminations to VDDO supply.
- d. HCSL Standard mentioned here supports the true traditional standard with DC coupled 50 Ohm terminations to Ground which are then AC or DC coupled to a differential receiver



3 Functional Description

The AU5508 is a jitter attenuating frequency translation device that offers four independent PLLs. The fully integrated part offers IEEE1588/ SyncE / 1 pps full support along with low integrated jitter for higher data rate links along with low close-in noise and full JESD204B/C support for Data Converter Clocks. These features provide a unique feature rich definition in a highly integrated part.

The five unique differential (or 10 single ended) clocks can be routed to any of the four independent PLLs as well as a high precision independent input TDC (time to digital converter) that can be used to measure any relative phase delays between inputs. A fully flexible output RF multiplexer allows any PLL's output to be routed to any output. This offers a very flexible frequency translation arrangement with independent control of each PLL in terms of jitter attenuation, bandwidth control and input clock selection with redundancy. The hierarchy of the clocks, nomenclature of the various frequency dividers as well as the clock translation pathways available on the chip are shown in Figure 5, Figure 6, and Figure 7.

The digital architecture of the chip is partitioned into a master digital controller and nine slave controllers. The master controller and each of the nine controllers has an associated volatile programmable interface (PIF). The overall PIF structure is a register map that is divided into several pages according to function. Each controller (master and slaves) has an associated unique Page number. Each Page has an independent 8 bit addressable PIF memory. In all the pages, the last address, FF, holds the current page number and is reserved for changing the page. The current page to be communicated with, can be set by writing the page number in hexadecimal form {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E} corresponding to pages {0, 1, 2, 3, 4, 5, 6, 7, A, B, C, D, E} in the address FF on any page.

- Page 0,1: Master System
- Page 2: Input System
- Page 3,4: Output System
- Page A: High Performance PLL A
- Page B: High Performance PLL B
- Page C: High Performance PLL C
- Page D: High Performance PLLD
- Page E: Frequency track PLL (FTPLL) for OCXO based tracking and auxiliary functionality
- Page 5: Input TDC System
- Page 6, 7: Clock Monitor System





Figure 5 AU5508 Functional Block Diagram





Figure 6 Output Clock Distribution



Figure 7 PLL Internals

Note: Similar for all PLLs, shown here for PLL A



Page	Contents	Summary of contents
гауе	Contents	All Concerns Information related to the phin
0		All Generic information related to the chip
U	Master	
1		Control for the master sequencer FSM
1		Crystal Reference Related Information
2	Input Slave	Input 4P,4N,3P,3N,2P,2N,1P,1N,0P,0N, OCXO related information
2	input olave	(Input type, DIVN1 divider configuration)
2		ODR 10,9,8,7,4,3
3	Output Slave	ODR Standards, DIVO, Programmable delay configurations for each
4		ODR 11,6,5,2,1,0.
4		(ODR Standards, DIVO, Programmable delay configurations for each)
5	Input TDC	Phase delay detection for 10 Pairs up to 10 different clocks
Ŭ	Slave	
6		
7	Cikillion Slave	Clock Loss related Function. Frequency Drift related function
А	PLL A Slave	All PLL related functionality
В	PLL B Slave	All PLL related functionality
С	PLL C Slave	All PLL related functionality
D	PLL D Slave	All PLL related functionality
E	FTPLL Slave	All FTPLL related functionality



4 Master and Slaves: Architecture Description and Programming Procedures

4.1 Overview of the programming procedure

The AU5508 part can be programmed using different methods. The chip has a serial SPI/I2C port to access the Programmable Interface (PIF) that comprises of the register map. Additionally, key parts of that register map can be populated from the on chip one time programmable memories (NVM OTP eFuse memories) as well as from an on board I2C addressable EEPROM. The on board EEPROM is provided as an optional additional feature adding more flexibility to the programmable autonomous functions for the part at wake up. The chip can operate with all features being available without the on board EEPROM also.

The part can be used in one of the following three configurations:

Configuration 1: Completely autonomous wake up and reaching the final operational state with output clocks available with no SPI/I2C serial port access needed. In such cases there are three options available.

- a. Option 1: This can be with a configuration that is loaded entirely in the on-chip OTP eFuse memory.
- b. Option 2: Alternatively, this can be with a configuration that is loaded entirely in the on board I2C addressable EEPROM.
- c. Option 3: Alternatively, this can be with a configuration that is loaded partly from the OTP and partly from the on board I2C addressable EEPROM. (All of the above three autonomous wake up options involve the use of the lock pattern that indicates an autonomous wake up. The use of the lock pattern for the master and slave memories is described in more detail in Section 4.2

Configuration 2: Partial autonomous wake up such that one PLL and a few outputs are available at wake up without any SPI/I2C serial port access while the remaining part of the chip is programmed using the SPI/I2C serial interface.

- a. In this case, the on-chip OTP memory normally contains the partial wake up configuration that can enable selected PLLs and outputs. However, if the user desires such a partial wake up configuration can also be stored in and obtained from the on board EEPROM.
- b. After the initial configuration available from fuse or EEPROM autonomously, the serial SPI/I2C ports can be used to program the remaining PLLs and outputs as well as enable more outputs from the PLL that was pre-programmed to provide the autonomous outputs at the wake up.

Configuration 3: In this case the chip has no output clocks available without the programming by the customer using the SPI/I2C serial port. Hence a custom profile is programmed by the user in the field using the serial SPI/I2C port. This is the most commonly used configuration for setting up the chip.

- a. The chip can get partial settings from both the on-chip OTP and the optional on board EEPROM after which it is programmed with the desired configuration from the serial SPI/I2C interface. This feature of using partial configuration from the OTP memory and/or the optional EEPROM can still be done even if there is no output clock autonomously available.
- b. Alternatively, the entire chip programming sequence is handled using the SPI/I2C profile. This will be the most commonly used setting within Configuration 3.

The on chip non-volatile memory (NVM) in every case contains basic configuration information that is recorded during the automatic test procedure in production. At every wake up, the part downloads the basic information from the on chip NVM OTP memory. After that, the chip then reaches its operational steady state condition in any of the three configurations listed above.

In case of I2C mode selection and no EEPROM is connected to AU5508, device will become I2C master and start searching for EEPROM after reset release. I2C bus will be engaged for ~ 3ms after reset/POR is released. CPU/FPGA should not initiate I2C transaction during that time period.

4.2 Master and Slaves: Architecture Description and Programming Procedures

The chip comprises of a Page based mechanism that is split between a Master page and several Slave Pages. As a first step to understand the wake up arrangement, the memory arrangement of the Master and Slaves is described.

The Master controller is the first system to autonomously wake up on the application of power to the chip due to on-chip power on reset circuitry. All generic system information resides in the Master controller memory and it proceeds to wake up the Slaves as required based on this information. The relative wake up sequences of the Master and the various Slaves are described in more detail after the description of the memory structures.



The Master memory structure is shown in Figure 8. It contains a one-time programmable non-volatile memory (NVM) that stores the settings for the chip associated with the master controller. The master controller also contains a volatile PIF bank (NVMCopy) that has an exact copy of the NVM at every chip power up. This volatile PIF (NVMCopy) is the memory that is addressable using the serial interface (I2C / SPI) on Page 0 and can be overwritten from the I2C / SPI interface. This volatile PIF can also be loaded with settings which are stored on external I2C EEPROM. Procedure to configure the device from external I2C EEPROM is described after description of wake up sequence of the Master and the various slaves. The "Chip Settings" is the memory space that is not addressable from the I2C / SPI / EEPROM control and is the actual control for the chip.

For all configuration wake ups where the chip is configured using the I2C/SPI interface, the autonomous wake up is not needed. For the cases where an autonomous wake up is desired, the lock pattern is used. The NVM contains a two bit "Lock Pattern" that can be set to "10" or "01" to 'lock' the chip configuration once the final configuration is determined and wake up of the entire chip is desired in this configuration using a completely autonomous wake up. Additionally, there is a bit in the NVM that is an active low indicator of a manual wake up. This bit set to "1" along with the 'lock' for the configuration leads to an autonomous wake up of the chip using the 'locked' configuration. Any number of different configurations can alternatively be tried at all times using only the volatile NVMCopy PIF section which is the default mode for the cases where an autonomous wake up is not desired. This is useful for evaluations as well as allowing real time programming of the chip in various configurations with complete flexibility in the field.

The Master Controller Finite State Machine (FSM) described later in this section controls the device behaviour in accordance with the configuration in this memory structure and as per the wake up mode.



Figure 8 Master Memory Structure

The memory structure for each slave is shown in Figure 9 and is similar in construction to the master controller memory structure with some minor differences. The NVMCopy volatile PIF for the slave is addressable by the serial interface with the unique Page number associated with the slave. The "Slave Settings" is the memory space that is not addressable from the I2C / SPI / EEPROM control and is the actual control for the slave.





The Master Wake-Up Finite State Machine (FSM) is shown in more detail in Figure 8. At every power up of the device (or release from hard reset), the power-on-reset circuitry resets all systems and then autonomously releases only the master controller from reset.

Latching is disabled by default in AU5508. GPIO latching and its corresponding latching functions are factory programmed by Aurasemi with non 00 code marking. Please contact Aurasemi for more details.

GPIO can be configured as multiple user selectable functions. Input and output functions are defined in Section 4.2.3 GPIO Modes during Regular Operation.

When reset is applied available GPIOs will be configured as shown in Table 16. After releasing reset, the status of the GPIO pins will be latched. After hold time of 1ms GPIOs can release their reset levels and assume their normal operation modes. GPIO latching mechanism is described in Section 4.2.1 GPIO Latching.

The NVM contents are copied to the NVMCopy volatile space on Page 0 which is in turn copied to the "Chip Settings". The master controller now re-configures the GPIOs according to the Chip Settings. The latching of the GPIOs at release of reset allows the chip to re-use the same GPIOs for other functions in the steady state hence making a more efficient use of the same resource. The master controller decodes the latched GPIO input using Chip Settings and configures the serial port. It also looks for I2C EEPROM access, if I2C EEPROM access is available and I2C mode is selected through latched value of GPIO9, then it becomes the I2C master and starts searching the configuration block in available EEPROMs.

One of the GPIOs can be factory programmed as "EEPROM read done" output. No GPIO is configured for this purpose on AU5508. Please contact Aurasemi for more details. It is offered as a custom profile with a new part number.

If respective configuration block with Header and CRC is found in EEPROM then it re-configures the volatile PIF and Chip Settings with EEPROM data. After successful EEPROM read, the master notifies on a GPIO that the EEPROM read is done and becomes either SPI or I2C slave depending upon the configuration word read from the EEPROM.

If EEPROM read fails due to any error then it will notify respective error along with EEPROM read done indication and becomes SPI or I2C slave depending upon the Chip Settings. After EEPROM read done notification, status of EEPROM read can be checked by reading respective EEPROM error notify register or one of the available GPIO can be configured to show the EEPROM error notify output. If there is no EEPROM error notify along with EEPROM read done, it means EEPROM read is successful. If EEPROM read fails, the data inside volatile PIF may get corrupted so master does not update the Chip Settings; Master becomes either SPI or I2C slave depending upon the EFUSE Chip settings and proceeds to Program Command Wait State. Configuring Chip Settings from EEPROM is described later down the same section. If EEPROM access is not available or EEPROM read is successful, the master controller now decides if the chip configuration is locked and it is an autonomous wake up of the entire chip or if a manual wake up is desired through the PIF based on the contents in the "Chip Settings".

With dedicated EEPROM for AU5508, typical successful readback happens within ~150ms. If there are CRC errors then it could go up to ~600ms.



In case a "Lock" is detected and an autonomous wake up is desired, the Master controller proceeds to enable the Crystal oscillator and associated fref pathways followed by the Slave systems in a pre-determined sequence. This finally leads the chip to the "Active State" with all desired outputs available as a result of all slave systems released from reset by the master controller. This is according to the requested settings that are programmed in the Master and the Slave NVM banks.

For the case where the final chip settings are not frozen hence the "Lock" pattern is not exercised, the master controller FSM reaches the Program Command Wait State (PRG_CMD). The desired chip settings can be written in the NVMCopy on Page 0 using the serial interface and desired slave sub-systems can be enabled. Several PRG_CMD state directives are available that are exercisable only in this state (refer Figure for the master Finite State Machine). Using these directives, the desired settings written in NVMCopy can now be copied to "Chip Settings" followed by issuing the directive for the FSM to proceed to the "Active" state where each slave can now be manually written with the desired settings and in turn asked to proceed to its "Active" state.

A similar "Lock" pattern is available in the NVM bank of each slave. The currently used NVM bank for a slave can be locked for the autonomous wake up of each slave. The slave wake-up FSM is shown in Figure 11 and it similarly has a PRG_CMD state with associated directives. On Proceed to Active state directive on the slave, the slave controller wakes up the various blocks in its sub-system with the correct predetermined sequence.

The NVM bank for the master and each slave can be programmed with a PRG_CMD directive in that state to lock a configuration / setting specific to the respective sub-system.

Each FSM (Master and Slaves) allows an escape sequence to go back to PRG_CMD state from its Active State. This can be used to selectively change the settings for that particular sub-system.

Note that the NVM for the master controller and for all slaves should be locked after writing desired settings for a completely autonomous wake up of the entire chip. For evaluations of the chip as well as cases where flexible on-the-fly programmable settings are desired, the chip can be used without engaging the NVM banks at all by using the NVMCopy space for the master and each slave in conjunction with the PRG_CMD directives. It is also possible to lock some of the slaves (to not re-write their settings for each wake up) while use programmable settings for other slaves.

This provides complete flexibility in terms of programming and using the chip in all scenarios.





Figure 10 Master Wake-Up Finite State Machine







4.2.1 GPIO Latching

When reset is applied available GPIOs will be configured as shown in Table 16. After releasing reset, the status of the GPIO pins will be latched. After hold time of 1ms GPIOs can release their reset levels and assumes their normal operation modes. Latched value of GPIOs will be decoded later when NVM contents are copied to Chip Settings. Using GPIO latch configuration from Chip Settings, latched value of GPIOs will be decoded as shown in Table 17. GPIO9 latch has static configuration for I2C / SPI slave selection. The use of GPIO latching ensures



optimal use of resources by making the same GPIOs that are latched at wake up available for other alternate functions during regular operation.

GPIO	Pin	Default Direction	Default Pull Up / Pull Down	Function	Description
GPIO0	71	Input	Weak Pull Down	User Defined	User can define the functionality of these GPIOs
GPIO3	26	Input	Weak Pull Down	User Defined	using GPIO latch configuration as shown in Table 17.
GPIO9	34	Input	Weak Pull Up	I2C / SPI Mode Select	0 : SPI Mode 1 : I2C Mode
GPIO1	49	Input	Weak Pull Up	User Defined	User can define the
GPIO2	47	Input	Weak Pull Up	User Defined	functionality of these GPIOs
GPIO4	63	Input	Weak Pull Up	User Defined	configuration as shown in
GPIO5	56	Input	Weak Pull Up	User Defined	Table 17.

Table 16 GPIO Latching Configuration

Table 17 GPIO Latch Decoding

gpio_latch_cfg[2:0]	Function	Description
3'd0	Unused default	If any GPIO is configured with this settings then latched value will be ignored
3'd1	EEPROM access disable [1]	 Disable EEPROM access during Wakeup sequence 0 : If I2C mode selected using GPIO9 device will try to read the configuration block from external EEPROM. 1 : Device will not attempt to read the configuration block from external EEPROM. By default, no GPIO is used for this purpose, so the device will try to read the configuration block from external EEPROM.
3'd2	I2C slave address A2 [1]	If I2C mode is selected using GPIO9, will be used as I2C slave address A2. In SPI mode latched value will be ignored. By default, no GPIO is used for this purpose, so default I2C slave address will have a 0 for bit A2.
3'd3	SPI mode 3wire 4wire [1]	If SPI mode is selected using GPIO9, will be used as control for 3-wire/4- wire mode of SPI. In I2C mode latched value will be ignored. 0 : 4wire mode 1 : 3wire mode By default, no GPIO is used for this purpose, so device will be in 4-wire SPI mode.
3'd4	Spare	Reserved
3'd5	Spare	Reserved
3'd6	Spare	If any GPIO is configured with this settings then latched value will be ignored
3'd7	Spare	If any GPIO is configured with this settings then latched value will be ignored

By default GPIO latching function is not enabled on AU5508. GPIO latching and its corresponding latching functions are factory programmed by Aurasemi with non 00 code marking.Please contact Aurasemi for more details.

Using GPIO latch configuration any of the GPIO from GPIO0 to GPIO5 can be used as following:

- EEPROM Access Disable control: A high input value on a GPIO programmed with this function prevents a device from attempting to read configuration data from an external I2C EEPROM. If no GPIOs are configured in this mode then the device will attempt read configuration data from an external I2C EEPROM. If multiple GPIOs are configured to perform this function then any one of them being active will disable EEPROM accesses, so it is recommended that no more than one GPIO be programmed for this function.
- I2C Address bit A2: If a GPIO is configured to this function This is for the serial port when selected as I2C during the start-up sequence using GPIO9. If no GPIOs are configured in this mode, bit A2 of the



slave serial port base address will be zero. If more than one GPIO is programmed with this functionality, only the one with the highest index will be used (e.g., if both GPIO5 and GPIO1 are programmed to do this, only GPIO5 would be used).

SPI Mode 3-Wire/ 4-Wire: If device is configured as SPI slave using GPIO9, a high input value on a GPIO
programmed with this function set the device in 3-wire SPI mode. If no GPIOs are configured in this
mode, then the device will be set to 4-wire SPI mode. If multiple GPIOs are configured to perform this
function then any one of them being active will set the device in 3-wire SPI mode, so it is recommended
that no more than one GPIO be programmed for this function

4.2.2 Status versus Notify available on the chip

AU5508 provides various Status and notify bits that can be accessed from the register map. Below are the details of the procedure to be followed to access the same.

The alarm registers are a set of three types of registers distributed between the various pages as described in Table 32.

- The Status registers are the current dynamic status of a defect. The live status defects are active high with a '1' indicating the defect is present.
- The Notify registers are the sticky bits for a defect. Sometimes, we may get a very short pulse for the status and it may not be possible for the external user to capture the same. Hence a notify register is provided. The notify register is set to 1 whenever there is a rising edge of the corresponding status register. This is a sticky bit and stays at 1 till the user writes a 1 to that specific bit to clear it.
- Each notify has a masking bit to enable or disable its operation. The notify sticky bit operates only if the corresponding masking bit is set to 1. If the masking register bit is set to 0, notify will not be asserted even when status toggles. The default value for the mask register is 0xff so all the notify signals are enabled. Once the user writes a 1 to clear the notify, the notify bit can again go high on the next rising edge of the status.

These registers operate on the internal 4 MHz RC clock. When there is a defect (i.e. status) of any bit in register it gets asserted and deasserted in a live mode. User can read the corresponding register location to see the current status at any time.

On the other hand, the default value of the notify and masking register is 0xff – user has to write 0xff to both these registers to clear them at the beginning and use all notifies.

4.2.3 GPIO Modes during Regular Operation

Using Chip Settings, all the available GPIOs (GPIO0 to GPIO5 and GPIO9) can be configured to one of the following modes. Also each GPIO can be pulled up, pulled down or set to high impedance state individually using respective Chip Settings. GPIOs will be configured to respective mode in master wake up sequence when NVM content is copied to Chip Settings. This is the regular steady state operational mode for the GPIO which can be configured differently compared to the functionality that is latched at the release of reset. GPIOs can also be reconfigured with settings from EEPROM or from the volatile register writes during chip configuration. All the GPIOs are fully configurable so that any GPIO can perform any function of the following:

- Input Modes:
 - General Purpose Input In this mode of operation, the GPIO pin will act as an input that is latched to specified internal register. That register can be read over the serial port.
 - DCO Select This is used such that the PLL that is used for DCO can be selected. The same function is available directly from the register map as well alternatively.
 - DCO Increment A low to high transition on the DCO increment pin causes a DCO increment on the selected PLL. The same function is available directly from the register map as well alternatively.
 - DCO Decrement A low to high transition on the DCO decrement pin causes a DCO decrement on the selected PLL. The same function is available directly from the register map as well alternatively.
 - Output Disable Control This is an OEb pin such that it can be used as an active high to disable all the outputs.
 - External Clock Input Switch An external clock mux that is used on the board to select and switch the active clock for a PLL is often used. For such cases the selection for the mux can be sent to the PLL to ensure a clean clock switching transient even for cases where the clock mux is external and located on the PCB
 - SYS ref SYSREF trigger related to the JESD204B function
 - Divider_restart Divider restart can be used to dynamically change the relative delays between outputs from the same PLL where the delays are pre-loaded in the register map using the serial port and this pin is used as a GPIO trigger for the same


- PLL Syncb Select –Selects which PLL to be used for the SYNCB trigger
- PLL Syncb trigger The actual SyncB trigger that is used for the selected PLL
- Phase Adjustment Trigger This is used as a trigger to sync the output clock to an input clock within 2 cycles of input clock. It is useful for 1 pps clocks.
- Manual Clock Select: GPIO can be used as manual clock selection for PLLs
- Clock Disqualification: GPIO can be assigned as trigger to disqualify selected clock as active clock to selected PLL.
- Output Modes : GPIO0 to GPIO5 and GPIO9 can be in individually configured for bellow outputs. GPIO output polarity is programmable.
 - General Purpose Output In this mode of operation, the GPIO pin will act as an output that is driven to the logic level specified in an internal register. That register can be written over the serial port.
 - TDC Data Ready Status PLL PFD TDC data ready status can come out of GPIO. It is useful in external software filter mode.
 - Alarm Signal Outputs Each GPIO can be independently configured to act as a Single-Purpose alarm or Aggregated alarm output. If multiple GPIOs are configured the same configuration settings, they will all have the same output values.
 - Clock Loss In this mode the GPIO will act as Clock Loss output. There are three types of Clock Loss indication as
 - Clock loss status as well as sticky notify bit can be give out on GPIO.
 - Frequency Drift status as well as sticky notify bit can be given out on GPIO.
 - Clock loss with frequency drift Only status bit can be given out on GPIO.
 - Loss of Lock Status In this mode the GPIO will act as loss of lock indicator of respective PLL. There
 are two types of loss of lock indicators as
 - Inner Loop Loss of lock Status as well as sticky notify bit can be give out on GPIO.
 - Outer Loop Loss of lock Status as well as sticky notify bit can be give out on GPIO.
 - Phase loss of lock Status as well as sticky notify bit can be give out on GPIO.
 - Holdover Freeze In this mode the GPIO will act as Holdover indicator, which indicates that respective PLL is entered in Holdover mode. Status as well as sticky notify bit can be give out on GPIO.
 - EEPROM Status In this mode the GPIO will act as EEPROM Status output to send out EEPROM defects. Status as well as sticky notify bit can be given out on GPIO.
 - EEPROM Read Done Indicator In this mode GPIO will act as EEPROM read done Indicator to indicate that EEPROM read is done and AU5508 became the slave. External micro controller can check the EEPROM status whether EEPROM read was successful or not. If there is no EEPROM defect then EEPROM read is successful.
 - Aggregated Alarm output In this mode the GPIO will act as the logical OR of all alarm indicators that are enabled to drive this output. Only sticky bits are available to drive the GPIO in this mode. This output will be asserted if any of the "sticky" bits are asserted and enabled to cause the Alert (aggregated alarm). To clear this output, all contributing "sticky" bits must be individually cleared. This output will be active-high to indicate one or more alarms are asserted.

4.2.4 Configuring the Device from External EEPROM

AU5508 can be configured from external EEPROM. During Wakeup sequence master checks for EEPROM access. AU5508 initiates reading the configuration block from EEPROM if serial interface is configured to I2C mode.

If EEPROM access is available and I²C mode is selected, one of the GPIO can be configured to send out the EEPROM read done signal and the Master will start searching the configuration block in available EEPROMs with 400 KHz I²C frequency and with EEPROM device address 7'b1010000. If there is no acknowledge from EEPROM then the Master increments EEPROM device address to 7'b1010001 and repeats the search. This will be repeated up to EEPROM device address is 7'b1010111. If there is still no acknowledge, it will repeat the search with 100 KHz I²C frequency. If EEPROM controller receives acknowledge from the EEPROM then it starts reading the data from address 0x00000 of that EEPROM. While reading the data, it proceeds with checking the EEPROM size, device id, page id, page size and crc id. If mismatch occurs it sets the respective defect flag and starts looking for next available block or EEPROM until it gets valid configuration block. While reading the configuration data from EEPROM Master starts calculating the CRC, if calculated CRC matches with the received CRC, then all defect flags will be de-asserted and EEPROM read done indication will be sent out on the configured GPIO. If configuration block is not found in all possible data blocks or there is no acknowledge from EEPROM then sticky notifies for respective defect will be set and EEPROM read done signal will be sent out on configured GPIO. Once outer controller receives EEPROM read done signal it can look for the defect notifies, if none of the notifies are set then EEPROM read is successful and master proceeds to next step.

EEPROM data needs to be organized as shown in Table 18



AU5508 configuration data needs to be organized in blocks of 64Kb. One 64Kb block will have configuration data for one AU5508 device. EEPROM can contain multiple configuration data blocks for multiple devices depending upon the size of EEPROM.

Table 18 EEPROM Data Organization

word_address	EEPROM data	size
0x00000	EEPROM Size	
0x00001	Device ID	
0x00002	Config Word	
0x00003	Page ID	
0x00004	Page Size	
0x00005	Page Register Address	
0x00006	Page Register Data	
0x00007	Page Register Address	
	Page Register Data	
	Page ID	
	Page Size	
	Page Register Address	64 KD DIOCK
	Page Register Data	
	Page Register Address	
	Page Register Data	
	CRC ID	
	crc[3]	
	crc[2]	
	crc[1]	
	crc[0]	
0x01FFF		
0x02000	Device ID	
0x02001	Config Word	
0x02002	Page ID	
0x02003	Page Size	
0x02004	Page Register Address	
0x02005	Page Register Data	
0x02006	Page Register Address	
0x02007	Page Register Data	
		64 Kb block
	Page ID	
	Page Size	
	Page register Address	
	Page register Data	
	Page register Address	
	Page register Data	
	CRC ID	
	CRC[3]	



word_address	EEPROM data	size
	CRC[2]	
•	CRC[1]	
•	CRC[0]	
•		
0x03FFF		

EEPROM size :

0x00	-> 64	Kb EEPROM, 1 block of 64Kb.
0x01	-> 128	Kb EEPROM, 2 blocks of 64Kb.
0x02	-> 256	Kb EEPROM, 4 blocks of 64Kb.
0x03	-> 512	Kb EEPROM, 8 blocks of 64Kb.
0x04	-> 1024	Kb EEPROM, 16 blocks of 64Kb.

If block's starting address is 0x00000 then it should contain EEPROM size at location 0x00000, else if block's starting address is other than 0x00000 then it should not contain EEPROM size. Table 19 shows available data blocks with their starting address in EEPROM.

Disaka		EEPROM Size				
BIOCKS	starting address	64Kb	128Kb	256Kb	512Kb	1024Kb
1	00000	yes	Yes	yes	yes	yes
2	02000	no	Yes	yes	yes	yes
3	04000	no	No	yes	yes	yes
4	06000	no	No	yes	yes	yes
5	08000	no	No	no	yes	yes
6	0A000	no	No	no	yes	yes
7	0C000	no	No	no	yes	yes
8	0E000	no	No	no	yes	yes
9	10000	no	No	no	no	yes
10	12000	no	No	no	no	yes
11	14000	no	No	no	no	yes
12	16000	no	No	no	no	yes
13	18000	no	No	no	no	yes
14	1A000	no	No	no	no	yes
15	1C000	no	No	No	no	yes
16	1E000	no	No	No	no	yes

Table 19 EPPROM Data Blocks

• Device ID :

Device ID field indicates to which AU5508 device this configuration block belongs. This device id will be read by Master and compared with I²C device address of AU5508 device, if device id matches configuration data from this block will be read otherwise EEPROM controller will start looking for next blocks.

• Config Word:

Config Word field contains configuration data. After successful EEPROM Read, device will be configured with respective settings. Config_Word[0] is used to reconfigure the serial interface after successful EEPROM read.

If Config_Word[0] = 0 then AU5508 will be configured as SPI slave.

If Config_Word[0] = 1 then AU5508 will be configured as I2C slave.

• Page ID :

Page ID field indicates to which page the configuration data belongs. This page id will be read by Master and respective page will be enabled to write the configuration data.

• Page Size :



Page Size field contains a number which indicates how many registers of respective page needs to be configured from EEPROM.

- Page Register Address & Page Register Data : Page Register Address contains register address of respective page in which configuration data i.e. Page Register Data has to be written.
- CRC ID :

CRC ID indicates that following four bytes (CRC[3],CRC[2],CRC[1] and CRC[0]) are the 32 bit CRC for respective configuration block.



5 Crystal Pathway Connectivity Options

The CMOS XO/TCXO output and the termination components should be placed as close as possible to the XA/XB pins









Figure 13 CMOS XO Connections

CMOS XO Driver Supply	R1 (Ohms) (Includes 50ohm driver impedance)	R2 (Ohms)
1.8 V	0	DNP
2.5 V	140	360
3.3 V	230	275

Note :

5pF can be placed across R1 to improve the slew rate if PCB routing length is significant from the attenuator network to the XA pin.

Differential XO/Clock



Figure 14 Differential XO Connections



6 Input Slave Description

5 independent differential clock inputs (or 10 independent single ended clock inputs) are available on the chip that can be routed to any PLL with complete flexibility. In addition to the 5 differential or 10 SE inputs, one OCXO SE input is also available which can be configured as DC or AC coupled input. Input divider can be configured in OCXO input path.

Both DC and AC coupled clock inputs are possible. The input clock receiver settings (to receive a single ended or differential clock) as well as the input clock divider settings are configurable on Page 2 that is assigned to the Input Slave. It is possible to bypass the input clock divider and use the input clock directly as an input to the PLL.

The various input termination interface options available for AU5508 are shown in this section.

Apart from the above given interface examples, AU5508 differential input buffer can accept 3.3 V/2.5 V domain universal input clock standards like LVPECL, LVDS, CML and other differential signals that meet input common mode voltage, slew rate and swing requirements specified in Table 4.

Differential buffers supports a wide common mode and input signal swing.



Figure 15 AU5508 Input Slave Architecture





Figure 16 5 Differential / 10 SE Inputs + OCXO SE Input



Figure 17 Input Buffer Structure

Note; DE – Differential Buffer; SEP – Single Ended Buffer at CLKP; SEN – Single Ended Buffer at CLKN



Interface Type 1: SE-DC (Single Ended--DC Coupled)



1B: Only at CLKN



1C: At both Inputs CLKP and CLKN



1D: OCXO Input



Driver Supply	R1 (ohm)	R2 (ohm)	
1.8 V	140	665	
2.5 V	325	475	
3.3 V	445	365	
Rs is resistance to match Ro_driver + Rs = 50 ohm			

Rs is resistance to match Ro_driver + Rs = 50 ohm

Figure 18 Interface Type-I: Single Ended DC Coupled

Note:

- R1/R2 Termination is recommended for optimum performance. Input interface works without divider for VDDIN equal or more than LVCMOS Driver supply.
- Interface connections are recommended for both OCXO and CLKIN.



Interface Type 2: SE-AC-Direct (Single Ended–Direct AC Coupled)

2A: Only at CLKP



2B: Only at CLKN



2C: At both Inputs CLKP and CLKN





Rs is resistance to Match; R0_Driver + Rs = 50 ohms

Figure 19 Interface Type II Single Ended Direct AC Coupled

Note: Interface connections are recommended for both OCXO and CLKIN.



Interface Type 3: SE-AC-Direct with 50Ω Resistor Termination

3A: Only at CLKP



3B: Only at CLKN



3C: OCXO Input



Figure 20 Interface Type III SE AC Coupled with 50 ohm termination



















Figure 24 Interface Type V Differential DC Coupled 5A



Figure 25 Interface Type V Differential DC Coupled 5B



7 Clock Monitor Slave Description

Various fault monitoring indicators are available on the chip. The Clock Loss and the Frequency Drift indicators are configurable with the Clock Monitor Slave. The specifications of these fault monitors are indicated in Table 8.

Defect monitoring on any of the clock monitors can be accessed using multiple techniques. The current status of the defect is available as an Active High defect that can be read from the PIF. The "status" is a current indicator of the defect that is high only during the defect (for example during the time that a Clock Loss event is on-going). Additionally, a sticky indicator of the defect called "Notify" can be enabled in the PIF. In this case, the concerned "notify" bit is high the first time the respective defect occurs and stays high till cleared.

There are multiple GPIOs (Flexible IOs) available in the system that can be programmed to monitor individual "notify" signals or a combination of them (as an OR logic). The choice of which fault defect is monitored as an output on the GPIO pin is flexible and can be programmed. Additionally there are selected GPIOs that are hard coded for the information for the clock defects.

7.1 Fault Monitoring System

The AU5508 parts provide an elaborate arrangement of fault monitoring indicators. There are 4 categories of clock monitoring that are necessary for the chip namely: Clock Loss Monitor (CL), Frequency Drift Monitor (FD), Lock Loss Monitor (LL) and XO Clock Loss Monitor (CL_XO).

Clock Loss (CL) monitors loss of input clocks defined as a pre-determined number of consecutive edges missing.

Frequency Drift (FD) monitors frequency drift of a particular clock against a pre-determined Golden Reference.

Lock Loss (LL) monitors the loss of lock in any PLL by monitoring the difference in frequency between the feedback and input clocks.

XO Clock Loss (CL_XO) monitors the loss of the XO reference that is generated from either an external oscillator (XO / TCXO / OCXO) or using the on chip XO amplifier that can work with a crystal blank on the PCB.

Each of these categories monitors the health of a particular clock for a certain failure type as illustrated in the name of the clock monitoring category.

For each clock failure observed by the clock monitor block there are two types of indicators provided to the user using the register map:

Live Failure Bit: There is a bit to indicate the live status of a particular failure. [Status]

Sticky Failure Bit: For each live failure bit there is a corresponding sticky bit that is set the first time that corresponding failure is encountered and stays set even if the failure has gone away. Only when the user clears the bit does it clear. [Notify]

The status of these can be either read from the register map or from the pins as a dynamic alarm monitoring arrangement. Additionally, sticky notify registers are available which have sticky status read back from the register map for the various defects. These can be selectively chosen to create an INTRB de-assertion on the INTRB pin as well.

An important point to note is that all of the fault monitoring indicators mentioned above that work with respect to the input clock work on the divided input clock post the DIVN1,k dividers. This implies that the fault monitoring indicators use the frequency fink that is input to the PLL post the DIVN1,k divider translation rather than the external frequencies fin_extk.

7.1.1 Clock Loss Monitors

Each of the inputs are monitored for Clock Loss in terms of missing edges to indicate a loss of input signal. The number of edges used to indicate a clock loss (or recovery from a clock loss) is programmable in the AU5508 GUI interface allowing for flexibility in choosing these thresholds. In addition there is a programmable "Wait Time" all of which are to be interpreted as follows:

Assertion of Clock Loss-

We declare a CL if "Trigger Edge" number of consecutive edges are missing. The "Trigger Edge" parameter is programmable in the chip GUI.

De-Assertion of Clock Loss-

We declare a ~CL if the clock is back and has less than "Clear Edge" consecutive edges missing. The "Clear Edge" parameter is programmable in the chip GUI.

Wait Time: After the clock is established to have returned, it is ensured that no CL error as defined by the de-assertion threshold occurs for "Val Time" seconds. This valid wait time is programmable using the chip GUI using the "Val Time" parameter which is programmable from the following options: {2m, 128m, 256m, 1, 4, 32, 64, 128} sec. The use of the this valid wait time ensures that sporadic edges in the input clock (such as ones caused by noise on floating nodes or intermittent unstable clock edges) does not de-assert clock loss and it is established over a user determined period of time that the input clock is available and stable.



7.1.2 Frequency Drift Monitors

Any one of the input clocks or the XO clock can be used as the Golden Clock for calculating the frequency drifts of the other clocks. The Golden Clock can be chosen in the GUI and is used as the "0 ppm" Reference Clock for all monitoring.

Fine Frequency Drift has a step size of ±2 ppm.

Fine Frequency Drift has a range of ±2 to ±510 ppm and an independent threshold is programmable for "Set" (for setting the FD monitor) and for "Clear" (for clearing the FD monitor).

Fine Frequency Drift has an implicit hysteresis with resolution of ± 2 ppm since the same range is available for the FD assertion and deassertion. Use of hysteresis prevents unwanted oscillation of the FD monitor output at the decision threshold and is recommended for robust operation. The value of the FD threshold hysteresis is implicit in the choice of the set and clear thresholds.

Assertion of Fine Frequency Drift:

We declare as a Fine FD if Drift in input clock is greater than programmable "set ppm" in the chip GUI.

De-Assertion of Fine Frequency Drift:

We declare as a ~Fine FD if Drift in input clock over a measurement time is less than programmable "clr ppm" in the chip GUI. Additionally from the point of view of Fine Frequency Drift de-assertion, there is a delay from the point in time that lower than the specified ppm value is achieved to the point where the actual LL is de-asserted to the user such that LL never asserts during this delay period. The choice of this delay is with a timer that ensures that the delay is in line with the BW of the PLL loopWait timer is added During this time

Wait Time: After the clock is established to have returned, it is ensured that no Fine Frequency Drift error as defined by the de-assertion threshold occurs for "Val Time" seconds. This valid wait time is programmable using the chip GUI using the "Val Time" parameter which is programmable from the following options: {2m, 128m, 256m, 1, 4, 32, 64, 128} sec. The use of the this valid wait timer ensures that input clock is stable and error is less the clr threshold over a user determined period of time.

The Fine Frequency Drift monitors provide precise information for input clock frequency drift. However, since the resolution of the measurement determines time for the measurement- an alternate faster measurement mechanism for drift is needed. This is Coarse Frequency Drift which has coarser measurement but is fast. It is available for cases where the drift is very fast in the input frequency and is programmable from options as shown below.

Coarse Frequency Drift has a step size of ±100 ppm.

Coarse Frequency Drift has a range of ± 100 to ± 1600 ppm and an independent threshold is programmable for "Set" (for setting the FD monitor) and for "Clear" (for clearing the FD monitor).

Coarse Frequency Drift has an implicit hysteresis with resolution of ± 100 ppm since the same range is available for the FD assertion and deassertion. Use of hysteresis prevents unwanted oscillation of the FD monitor output at the decision threshold and is recommended for robust operation. The value of the FD threshold hysteresis is implicit in the choice of the set and clear thresholds.

Assertion of Coarse Frequency Drift:

We declare as a Coarse FD if Drift in input clock is greater than programmable "set ppm" in the chip GUI.

De-Assertion of Coarse Frequency Drift:

We declare as a ~Coarse FD if Drift in input clock over a measurement time is less than programmable "clr ppm" in the chip GUI. Wait timer is added During this time

Wait Time: After the clock is established to have returned, it is ensured that no Coarse Frequency Drift error as defined by the de-assertion threshold occurs for "Val Time" seconds. This valid wait time is programmable using the chip GUI using the "Val Time" parameter which is programmable from the following options: {2m, 128m, 256m, 1, 4, 32, 64, 128} sec. The use of the this valid wait timer ensures that input clock is stable and error is less the clr threshold over a user determined period of time.

Important Note regarding the above monitors with respect to clock switch in the PLL:

Normally the CL monitor is used for ascertaining a clock is lost for the PLL to switch to a secondary reference or proceed to Holdover. However, the Fine and/or Coarse FD monitors can also be used in addition to the CL monitor to cause a PLL switch. This implements an "OR" logic for the FD Monitors to be used in addition to the CL monitors for triggering a PLL input clock switch or entry to Holdover. This is programmable as an option in the GUI.



7.1.2.1 Intsync clock as a golden clock

Frequency Drift monitor(FD) monitors the frequency drift of a particular clock against a predetermined Golden Reference(one of the input clocks or xo clock) for calculating the frequency drifts of the other clocks. The Golden Clock can be chosen in the GUI and is used as the "0 ppm" Reference Clock for all monitoring.

There is a special case can be achieved by choosing Intsync as golden clock(Generated clock from PLLB)

In the Normal mode of operation, PLLB is locked with precise input clock, PLLB output follows to input clock

In Holdover mode

In case of Input clock is lost, PLLB output follows the XO clock and therefore XO clock becomes golden clock automatically.

7.1.3 Lock Loss Monitors

Lock loss is programmable for each PLL with lock loss triggered if the frequency of the input reference to the PLL phase detection arrangement and the feedback clock to same PLL are different as per the programmed assertion and de-assertion thresholds.

The Set/Clear threshold for asserting the LL monitor is programmable from ± 0.05 ppb, ± 0.1 ppb, ± 0.5 ppb, ± 1 ppb, ± 0.2 ppm, ± 20 ppm, ± 20 ppm, ± 200 ppm, ± 200 ppm, ± 2000 ppm, ± 4000 ppm, ± 4000 ppm, ± 4000 ppm, ± 2000 ppm, ± 4000 ppm, ± 4000 ppm, ± 4000 ppm, ± 2000 ppm, ± 4000 ppm, ± 2000 ppm, ± 4000 ppm, ± 2000 ppm, ± 2000

Additionally from the point of view of LL de-assertion, there is a delay from the point in time that lower than the specified ppm value is achieved to the point where the actual LL is de-asserted to the user such that LL never asserts during this delay period. The choice of this delay is with a timer that ensures that the delay is in line with the BW of the PLL loop. It is fully programmable from the GUI and is useful to ensure complete settling of the PLL without un-necessary toggling before LL de-assertion.

7.1.4 XO Clock Loss Monitors

The XO Clock Loss Monitor asserts the XO Clock Loss Alarm when the external reference input to the XA pin (XO or TCXO or OCXO) or the internal XO clock generated with the crystal blank is not available.



8 PLL Slave Description

The Digital Low Pass Filter (DLPF) receives the phase information from the Phase-to-Digital block, does gain correction and filtering and applies a correction to the Digitally Controlled Oscillator (DCO). The block also does holdover of past correction during clock switching and phase correction after clock switching. There are hooks available to perform external filtering, phase and frequency correction and incremental changes to the fraction applied to the fractional divider. The basic block diagram of the -DLPF is shown in Figure 26. The DCO here refers to the crystal referenced loop shown as the "Crystal (fref) Based Oscillator" in the diagram describing the PLL internals earlier in this document.



Figure 26 Basic DLPF Block Diagram

8.1 Mode of Operations

8.1.1 Basic Mode of Operation

In this mode, the digitized phase information is conditioned by the low-pass filters, decimated and passed through the PI-path filters. Gain correction of the digital word is also done. The conditioned signal is applied as a correction to the programmed division control word (DIVN). This main path is the highlighted in the Figure 27.



Figure 27 Basic Mode of Operation

8.1.2 Holdover and Phase Build-Out (PBO) modes

During normal mode of operation, a holdover control mode maintains a history of the recent correction applied by the filter. When a clock loss happens, DLPF enters the holdover state. In this mode, the last correction from holdover history is applied at the DLPF output, until another clock is available for switchover. When a new clock is available, DLPF exits the holdover state. If PBO mode is enabled, then DLPF calculates the phase difference between the previous and present inputs and applies this as an offset before exiting the holdover state.





Figure 28 Holdover and Phase Build-Out Modes

8.1.3 Holdover and Phase Propagation (PPG) modes

Holdover and Phase Propagation mode is used for the case of two input clocks at the same frequency at the PLL input with any phase relationship between them such that the input phase difference is propagated to the output with a programmable slope or PLL bandwidth. This mode is selected from the GUI with the slope setting given options in GUI within the range of us/s to ns/s settings.

8.1.4 Frequency Ramp Mode

For the input clocks to the PLL that are not exactly the same frequency(plesiochronous clock) but only nominally the same frequency, the Frequency Ramp feature can be enabled from the GUI, In this case the output frequency will ramp such that is started tracking the new switched input reference with controlled slope ramp rate(ppm/sec) which can also be programmed in GUI. For the case where the input clocks are only nominally the same but plesiochronous in nature, the frequency ramp feature can be used to control the rate of change of the output frequency

8.1.5 Clock Select Modes

In sync mode the clock on which a PLL is locked to is said to be an active clock. This can be chosen in auto select (can be programmed via GUI) or manual select mode. In auto select, clock switching happens automatically depending on the clock's availability, At initialization PLL is programmed to use one as the Active clock and the others as Spare clocks. In manual select it happens on the request from user, controllable via Pin/Registers if GPIO is selected else PLL is always locked to Active clock and stay in holdover in case active clock lost . There are two mode in Manual active select case when GPIO is selected Direct Clock Selection: In this user controls the clock for the PLL's set in Manual Select Mode simultaneously via GPIO's or register bits. Direct clock information is given as an input. Indirect Clock Selection: In this user programs the two clocks for each PLL in registers and then switch between those two via GPIO or registers per PLL.

8.2 Software (S/W) Filtering Modes

S/W Filtering Modes can be used to bypass the internal PI-Filters of the DLPF and use external filters implemented in S/W. This mode can be used in open-loop as well as closed-loop operation.

8.2.1 Closed-Loop S/W Filtering Mode

To implement the filters externally in S/W, users will need the digitized phase samples at the input of the DLPF. These samples can be read via the serial interface of the chip. To do the processing at a lower rate, output of the decimator can be read. Once the samples are read, the external S/W filter must do conditioning as well as gain correction and the result of the processing can be applied at the output of the PI-Path. The serial interface of the chip is used to apply the samples as well. The block diagram highlighting the S/W Filtering path is shown below.





Figure 29 Closed-Loop S/W Filtering Mode

8.2.1.1 Down-sampling Rate, M

Users can choose to read the digitized phase data at the input rate or at a down-sampled rate, M. M can be programmed in powers of 2, from 1 to 2¹⁶.

8.2.1.2 Read Interface

Whenever a new sample is available at the output of the decimator, for processing, DLPF generates a read-trigger signal to notify users. The read trigger signal is a square wave of same frequency as the data rate at the output of the decimator. A $0 \rightarrow 1$ transition of this read-signal indicates that a new sample is available for processing. Users can utilize the read signal in three ways.

- 1. The read-trigger signal is mapped to a status bit in the register map. The status bit can be polled to detect a 0→1 transition and then, the new sample can be read.
- 2. The 0→1 transition of the read-trigger also sets the corresponding notify bit in the register map. If the associated interrupt is unmasked by users, then the notify will cause the external interrupt pin to be pulled low, indicating that a new sample is available for processing. In this mode, users will have to scan all notify bits to figure out the cause of the interrupt. Once the event that trigged the interrupt is known to be S/W filtering read-trigger generator, the new sample can be read and the interrupt can be cleared by writing a one to the notify bit.
- 3. The status bit can be brought out via one of the GPIOs of the chip and can be polled by users.

The samples have a resolution of 40 bits.

8.2.1.3 Write Interface

After a sample is read and processed, the output of the external S/W filter can be applied to the output of the DLPF using the write interface. The output samples have a resolution of 48 bits. Once the sample is written to a set of registers in the register map, via the serial interface, a write trigger bit has to be written to 1 to apply the sample. A $0 \rightarrow 1$ transition of the write-trigger bit will apply the sample to the output of the DLPF.

8.2.1.4 Closed-Loop S/W filtering sequence

The Figure 30 illustrates the closed-loop S/W filtering sequence.



1. Decimated Data at rate Fin/M	
2. Read Trigger Status	≪ ~50% Duty- ►
3. Notify	
4. Global Interrupt (When S/W Filtering Interrupt is unmasked	
5. SPI Operation to read PD sample and clear Notify	New Data is Read and Notify is cleared
6. SPI Operation to write Frequency Correction word	
7. SPI Operation to apply Frequency Correction Word (Write Trigger)	
8. Frequency Correction Word	

Figure 30 Timing Diagram illustrating the closed-loop S/W filtering sequence

- Timing waveform (1) is the data at the output of the down-sampler. The down-sampling ratio has been programmed to be M.
- Timing waveform (2) is the read-trigger signal, which has been mapped to a status bit in the register map. Waveform (3) is the associated notify bit.
- Waveform (4) in the global interrupt pin of the chip. It is assumed that the S/W filtering interrupt has been unmasked in this case.
- Waveform (5) depicts the SPI read operations to scan the notify bits to find out the cause of the interrupt, then to read the new 40-bit sample at the output of the decimator and also an SPI write operation to clear the notify bit. The global interrupt gets de-asserted, when the S/W filtering notify is cleared.
- Waveform (6) is the SPI write operations to write the 48-bit sample frequency correction word computed by the external S/W filter
- Waveform (7) indicates the SPI write operations to apply the word at the output of the DLPF (write-trigger)
- Waveform (8) indicates the state of the output of the DLPF

8.2.2 Open-Loop S/W Filtering Mode

This mode is similar to the closed-loop S/W filtering mode, except for that the digitized phase samples at the input of the DLPF are not read. Internal PI-Filter is bypassed and a frequency-correction word is applied via the serial interface. Once applied, the frequency-correction word remains in effect until a new word is applied.

8.3 PTP Modes

PTP modes are used to apply a phase-correction word at the input of the DLPF. DLPF can work either in a PTP only mode, without an input clock or the PTP pathway can be used in regular mode of operation to apply a phase-correction word. These modes are explained below



8.3.1 PTP Only Mode

In PTP only mode, the PTP pulse generator pathway is always enabled. Users can program the height of the pulse as a 40-bit pulse-correction word and the width of the pulse is specified in steps of PTP clock, as a 16-bit word. The PTP clock is generated by dividing XO and the division factor can be programmed by users to achieve any desired clock frequency. Once the parameters of the pulse are written, the pulse is applied by writing a trigger bit in the register map. A 0 -> 1 transition of this bit applies the PTP pulse. The DLPF block diagram highlighting the PTP pathway is shown in the figure below.



Figure 31 PTP Mode

8.3.2 Phase-Correction during normal mode

The PTP pathway can be used in normal mode as well, to apply a phase correction word. To select the PTP pathway, the PTP Mux Sel bit must be written to 1, the width and height of the pulse have to be specified just as in the PTP Only Mode and the trigger must be written to apply the pulse. In this case, the pulse width is specified in steps of the clock period at which the DLPF operates in the normal mode.

8.4 DCO Increment/Decrement Mode

This mode is useful to steer the clock frequency up or down, in small increments or decrements. The DCO increment/decrement path for the inner loop is highlighted in the figure below. A similar path also exists for the outer-loop and will be explained later.





8.4.1 Inner-Loop DCO increment/decrement path architecture

To provide more insight into the increment/decrement path of the inner-loop, a detailed architecture is presented in the Figure 33.





Figure 33 Architecture of the inner-loop increment/decrement path

To change the frequency in steps, a step size has to be programmed. The step size is specified as a 48-bit fraction in the range [-0.5, 0.5). Increments and decrements can be done by applying a pulse either via GPIOs or via the register map. Since the same set of IOs control all PLLs, the DCO mask bit of the PLL of interest whose frequency need to be changed must be written to 0. And the DCO enable bit must be written to 1. The DCO increment/decrement through register bits from the serial interface is unique to each PLL. With all these settings programmed, increment/decrement pulse can applied. A 0 -> 1 transition of the increment (decrement) causes the fraction step (negative of fraction step) to be accumulated and applied as a correction. The process can be repeated any number of times to obtain the desired net correction. Once this is done, the PLL can be masked and the same process can be repeated for another PLL, if required. The accumulator will continue to remember its state until the DCO enable is cleared.

8.4.2 Outer-Loop DCO increment/decrement path architecture

The outer-loop increment/decrement path has a similar architecture to that of the inner-loop path. While the PLL DCO mask bits are shared between the inner- and outer-loop paths, the paths have dedicated DCO enable bits. In addition to a 48-bit fraction step, outer-loop DCO also has a 24-bit integer step, in order to perform corrections of larger magnitude. Since the correction steps of the inner- and outer-loop DCOs are mapped to different sets of registers in the register map, both the inner- and outer-loop increment/decrement paths can be operated simultaneously.

8.5 Smart DCO Mode

Smart DCO is used for sharing clock accuracy information among multiple DPLLs. Thus one PLL can receive correction from and thus track other PLLs in the chip through dedicated signal paths on the chip. It is useful in creating a stable DCO for PTP applications using either OCXO or Sync-E available in the system. Using SDCO, the inherent low noise of XO and stability of OCXO or Sync-E can be provided in a seamless manner satisfying the ITU-T G.8273.2 standard as shown in Figure 34.





Figure 34 Smart DCO Mode

Note: User Programmable options are marked in Grey. The rest of the flowchart is autonomous algorithm available on the chip

Each PLL has SmartDCO and each SmartDCO has two transmitters Tx1,Tx2 and two receivers Rx1,Rx2 as shown in Figure 35. Rx1/Rx2 of a chosen PLL can receive from Tx1/Tx2 of any other PLL.

PLL which is acting as Rx can receive corrections from upto two other PLLs. PLL which is acting as Tx can send its correction to other PLLs. If a PLL is both an Rx as well as a Tx, then the received corrections can be optionally combined with the PLL's own correction before transmission. Thus the Smart DCOs in the PLLs can be daisy chained, i.e., the corrections received in a PLL can be combined with the correction of the PLL and then transmitted to other PLLs.



Figure 35 Smart DCO Transmitters (Tx1, Tx2) and Receivers (Rx1, Rx2) in a PLL



9 Output Slave Description



Figure 36 AU5508 Output Driver

- Several Terminations are available for the AU5508 part Output Driver which serve several industry standards.
- AU5508 parts offer programmable output swing for the various termination arrangements.
- Additionally internal termination modes are also available
 - o If the receiver is correctly terminated these modes are not recommended
 - The internal termination modes are recommended for cases where transmission line integrity or far end termination is not robust.
- This section summarizes the various termination standards that are supported and the associated programmable swings. The outputs are in Hi-Z state after the chip reset and before the chip configuration. Figure 37 describes the interpretation used for swings.



Convention for Waveforms



Figure 37 Waveform Convention

9.1 Regular High Swing modes

Differential Output Drivers: Regular High Swing Modes

VDDO = 1.8 V, 2.5 V, 3.3 V



Figure 38 Output Driver used with traditional DC Coupled LVDS receiver





Figure 39 AC Coupled Receiver side resistive Termination options







VDDO = 1.8 V, 2.5 V, 3.3 V





Figure 41 Output Driver used with traditional HCSL receiver

3.3 V, 2.5 V, 1.8 V LVCMOS



Figure 42 DC Coupled LVCMOS

VDDO	Rs
3.3 V	10 Ω
2.5 V	5 Ω
1.8 V	0 Ω

9.2 Internal Termination modes

Differential Output Drivers: Internal Termination Modes



- If the receiver end of the transmission line (far end termination) is correctly terminated these modes are not recommended
- The internal termination is recommended for cases where transmission line integrity or far end termination is not robust.





Figure 43 Output Driver used with traditional DC Coupled LVDS receiver



10 Output Clock Modes

AU5508 can provide 12 differential clocks or 12 pair of single ended clocks. These output clocks can be programmed differently to serve different applications at system level. This document explains output clock behavior in different functional modes of operations.

10.1 Functional Modes

- 1. SYSREF mode (JESD204B)
- 2. SYSREF mode with Pulser
- 3. SYNCB mode
- 4. Phase hopping fast lock mode

10.2 SYSREF Mode

For JESD204B application, AU5508 can provide up to 6 pairs of DEVICE clock and SYSREF clock. We can choose which output to be programmed as SYSREF clock independently. SYSREF clock can be triggered through 2 ways which are below.

- 1. Sysref trigger using PIN
- 2. Sysref trigger using REG WRITE (SPI OR I2C operation)

In sysref mode, there is an internal clock which is pre-aligned with known phase offset with respect to device clock. Using sysref_trigger signal, this clock is gated inside in a glitch free manner. Sysref clock (Figure 44) only appears after 2 negative edges after sysref_trigger is asserted high. Similarly, sysref_clock_out is disabled after 2 negative edges of internal clock when sysref_trigger is de-asserted to low.



Figure 44 sysref_clock_out behaviour with respect to sysref_trigger

For SYSREF to work as shown above, following conditions must be true

- $T_high_systef_trigger \ge 2 * T_{systef}$
- $T_next_system f_trigger \ge 2 * T_{system f}$

10.3 SYSREF Mode with Pulser

In few JESD204B applications, sysref clocks are preferred as defined number of pulses rather than a continuous clock. This is done to reduce cross-talk between SYSREF and DEVICE clock. In AU5508, sysref clocks can be programmed in pulser mode of operation too. There are 8-bits independent to each sysref clock to program number of output pulses from 1 to 255. This mode can also be triggered through below 2 methods.

- Sysref trigger using PIN
- Sysref trigger using REG WRITE (SPI OR I2C operation)

In Figure 45, an example of sysref clock in pulser mode of operation is shown. In this example, sysref clocks are programmed for 3 pulses.





Figure 45 sysref_clock_out behaviour with respect to sysref_trigger in pulser mode

For SYSREF to work in *pulser mode*, following conditions must be true

- $T_high_systef_trigger \ge 2 * T_{systef}$
- $T_next_systef_trigger \ge T_{systef}$

10.4 SYNCB Mode

In SYNCB mode of operation, any output clock can be independently programmed to react to syncb_trigger signal. In this mode, syncb selected output clock(s) will appear after certain delay which can be programmed with a resolution of 1 clock period of VCO. This mode can also be triggered through below 2 methods.

- 1. Syncb trigger using PIN
- 2. Syncb trigger using REG WRITE (SPI OR I2C operation)

In Figure 46 below, an example of syncb trigger is shown. syncb_clock_out appears after T_syncb_delay of time delay when syncb_trigger is asserted high and it is stopped in glitch-free manner after 2 negative edges when syncb_trigger is de-asserted low.



Figure 46 syncb_clock_out behaviour with respect to syncb_trigger

Definition:

T_{syncb} is one time period of syncb_clock_out

*T*_{_syncb_delay} is user programmed delay. First edge of syncb_clock_out will appear after this delay when **syncb_trigger** is asserted. It can be programmed with a resolution of 1 TVCO.

T_high_syncb_trigger is minimum duration of *syncb_trigger* staying high for reliable operation as per above definition.

*T*_*next_syncb_trigger* is minimum duration of *syncb_trigger* staying low for reliable operation as per above definition and it is directly represented as minimum time duration after which next *syncb_trigger* is asserted)

For SYNCB to work, following conditions must be true

- $T_high_syncb_trigger \ge T_syncb_delay + (2 * T_{syncb})$
- $T_next_syncb_trigger \ge 2 * T_{syncb}$

10.5 PHASE HOPPING FAST LOCK

In PHASE HOPPING FAST LOCK mode of operation, one of the output clock runs at 1PPS and it is phase locked with input 1PPS clock. At any point of time if input clock changes its phase more than programmed threshold value $[\pm \phi]$ th, output clock locks to new phase within 2 seconds (two periods of input clock). This feature is called "phase snapping".

This feature can be triggered through any of the following method.

- Input phase change auto detect (φ_t≥ [|φ]] _th |)
- 2. Phase hopping fast lock trigger using PIN



3. Phase hopping fast lock trigger using REG WRITE (SPI OR I2C operation)

In order to relock to new input phase, output clock behavior depends directly on new phase of input clock with respect to its original phase. Figure 47 to Figure 52 show how output clock will look like with input clock phase change more than programmed threshold.

$10.5.1 - \pi < \phi_t \le -0.5\pi$





Figure 51 Case for Phase difference between 0 and $0.5^{\ast}\pi$

10.5.6 $-0.5\pi < \phi_t \le 0$



Figure 52 Case for Phase difference between -0.5* π and 0



11 Input TDC Slave Description

In telecom systems, consisting of Line Cards and Timing Cards, it is needed that the system contribute very little constant Time Error (cTE) to the network clock. AU5508 provides TDC functionality to measure the skew between clocks.

This document describes the use of TDC for precise clock phase measurement.

11.1 Input TDC Block Diagram



Figure 53 TDC Block Diagram

Figure 53 shows the input TDC system. The measurement clock is generated from an internal PLL. The time base for the measurement clock can be either OCXO or XO. Using an OCXO will provide better accuracy in the measurement compared to XO.

The TDC can measure phase difference between two inputs of same frequency or integer related frequencies as shown in Figure 54.



Figure 54 TDC with same and integer related inputs

For integer-N cases, the minimum phase difference between clocks is reported as described in Figure 55.





Figure 55 Minimum phase difference is reported for integer related cases

For Figure 55(a) Δ Ta will be reported and for Figure 55(b) Δ Tb will be reported. Moreover, Δ Ta will be positive indicating 61.44 MHz edge in (a) has come later than 1 pps and Δ Tb will be negative as the 1 pps edge is later compared to 61.44 MHz in (b).

Specification	Value	Comments
Input frequency range	0.5 Hz – 250 MHz	
Edge polarity	Rising-Rising, Falling-Falling	
Averaging mode resolution	10 ps	
Measurement time for averaging mode	2 ^{Nsample+1}	Nsample can be programmed up to 11
One time measurement resolution	62.5 ps	
Phase difference range	2π radians	
Single shot phase difference[35:0]	Digital read back	MSB bit represents the sign information.
Averaging mode phase difference[47:0]	Digital read back	MSB bit represents the sign information. Resolution depends on the samples used for averaging.

Table 20 TDC Specifications

If the TDC is configured to process C1 – C2 as in Figure 56, where C1 corresponds to clk-1 and C2 corresponds to clk-2. A positive phase difference means, clk-1 is lagging clk-2, a negative sign means clk-1 is leading clk-2.







Figure 56 Count Processing

11.2 Analog and Digital Channel Selection

There are 10 analog channels and 10 digital pairs. User can choose to power up or power down any channel based on the requirement. Programmability is explained in the Table 21

Reg Field name	Field type	Default Value	Description
ANA_INPUT_CHNL_PDN_X	R/W	0	Out of 10 Analog input channels, each channel can be selectively powered up or powered down. By Default all channels are powered up. X-> 0 to 9 channels 0 : power up 1 : power down
DIG_PAIR_PUP_X	R/W	0	Out of 10 digital output channels, each channel can be selectively powered up or powered down. By default all channels are powered down. X -> 0 to 9 channels 0: Power down 1: Power up

Table 21 Analog and Digital Channel Selection

11.3 Input Clock Pair Selection

There are 10 digital pairs. Each Pair can select any 2 clocks based on the settings described in the table below. There are 10 such Clock pairs. Figure 57 shows the abstract level view of the clock pair selection





Figure 57 Clock Pair Selection

Table 22 Clock Pair	Selection for	Comparison
---------------------	---------------	------------

Reg Field Name	Field Type	Default Value	Description
PAIR_X_CLK1[3:0]	R/W	0	Each Digital channel can take two clocks. First clock selection is done using this bit X -> 0 to 9 Digital pair 0: Clock0 1: Clock1 2: Clock2 3: Clock3 4: Clock4 5: Clock5 6: Clock6 7: Clock7 8: Clock8 9: Clock9



Reg Field Name	Field Type	Default Value	Description
PAIR_X_CLK2[3:0]	R/W	0	Each Digital channel can take two clocks. Second clock selection is done using this bit X-> 0 to 9 Digital Pair 0: Clock0 1: Clock1 2: Clock2 3: Clock3 4: Clock4 5: Clock5 6: Clock6 7: Clock7 8: Clock8 9: Clock9

11.4 Output Clock Pair Selection

Out of 10 clock pairs, user can choose only one pair of interest to read out. The selection can be done using following settings. This is the final mux that decides which data should be read out as shown in Figure 57.

Reg Field Name	Field type	Default Value	Description
PAIR_SEL[3:0]	R/W	0	Out of 10 available pairs, User can read data for selected digital pair. 0:Clock pair 0 1:Clock pair 1 2:Clock pair 2 3:Clock pair 3 4:Clock pair 4 5:Clock pair 5 6:Clock pair 6 7:Clock pair 7 8:Clock pair 8 9:Clock pair 9

Table 23 Output Clock Pair Selection

11.5 Read Interface

User can get data by reading following registers. When user want to read data READ_UPDATE should be issued so that the 48 bit accumulated data and 36bit single shot data will be captured internally at a single instance after which user can read the stable data.

Reg Field Name	Filed type	Default Value	Description		
SINGLE_SHOT_DATA[35:0]	R	0	This Field provides phase difference between selected clocks at every slower clk in frequency rate. Accuracy is 62.5ps		
ACCUMULATED_DATA[47: 0]	R	0	This field provides phase difference between selected clocks after accumulating 2**(NSAMPLE+1) samples at slowest fin rate		
VALID_ACCUM	R	0	1:indicates first 2**(NSAMPLE+1) data is accumulated and data is valid 0: not valid		
READ_UPDATE	R/W	0	This bit should be toggled from 0 to 1 when user wants to read SINGLE_SHOT_DATA[35:0] and ACCUMULATED_DATA[47:0] . This bit will be auto cleared internally. This bit should be polled until it becomes 0 then only SINGLE_SHOT_DATA, ACCUMULATED_DATA should be read		

Table 24 Read Interface


11.6 Programmability

Along with clock selection, there are few programmability that are described in Table 25.

Reg Field Name	Field Type	Default Value	Description
NSMAPLE_X[3:0]	R/W	0	2**(NSAMPLE+1) samples will be accumulated at slower fin rate X-> 0 th pair to 9 th pair
INPUT_CLK_POL_X	R/W	0	 This bit is used to change the polarity of input clock for the selected analog channel X -> 0 to 9 clocks 0: No inversion in polarity 1: Change the polarity of the corresponding analog channel
UPDATE_SETTINGS	R/W	0	This bit should be toggled from 0 to 1 when any settings are changed by user. This bit is cleared internally.

Table 25 Input TDC Programming Options

11.7 TDC output post-processing

The chip provides the final count for the programmed Nsample value. To obtain the equivalent phase difference in seconds, it needs to post processed using below equation

Phase difference = Accumulated_data / (2^(Nsample+1) * Ndiv* fxo * 8)

Nsample, fxo are programmed by the user. The chip will provide the readback for Ndiv.



12 Serial Programming Interface Description

The AU5508 device has a serial programming interface. The serial programming interface supports I2C(Master) protocol to configure the device from the external EEPROM, and I2C(slave) and SPI(slave) serial interface protocols, for reconfiguring the device settings using register read/write. Status of the GPIO1, GPIO2, GPIO4, GPIO5 and GPIO9 is latched during power up when reset is released. Default settings during power up and configuration registers for GPIOs are as shown in Table 26. Latched value of GPIO3 will be decoded later when NVM contents are copied to Chip Settings. Using GPIO latch configuration from Chip Settings latched value of GPIO1, GPIO2, GPIO4 and GPIO5 will be decoded as shown in Table 27 to configure the Serial Interface. GPIO9 latch has static configuration for I2C / SPI slave selection. A 1/HIGH on the GPIO9 latch sets the device in I2C mode and a 0/LOW in SPI mode.

GPIO	Default Direction	Configuration Register (gpio_latch_cfg[2:0])	Default Pull Up/Pull Down	Function	Description
GPIO0	Input	Page0 reg36[2:0]	Weak Pull Down	User Defined	User can define the functionality of these
GPIO3	Input	Page0 reg37[6:4]	Weak Pull Down	User Defined	GPIOs using GPIO latch configuration as shown in Table 27.
GPIO9	Input		Weak Pull Up	I2C / SPI Mode Select	0 : SPI Mode 1 : I2C Mode
GPIO1	Input	Page0 reg36[6:4]	Weak Pull Up	User Defined	Lisor can define the functionality of these
GPIO2	Input	Page0 reg37[2:0]	Weak Pull Up	User Defined	GPIOs using GPIO latch configuration as
GPIO4	Input	Page0 reg38[2:0]	Weak Pull Up	User Defined	shown in Table 27
GPIO5	Input	Page0 reg38[6:4]	Weak Pull Up	User Defined	Shown in Table 27.

Table 26: GPIO Latching Configuration

Table 27: GPIO latch Decoding

gpio_latch_cfg[2:0] value	Decoded Function	Description
3'd0	Unused default	If any GPIO is configured with this settings then latched value will be ignored
3'd1	EEPROM access disable[1]	Disable EEPROM access during Wakeup sequence 0 : If I2C mode is selected using GPIO9, the device will try to read the configuration block from the external EEPROM. 1 : Device will not attempt to read the configuration block from external EEPROM. By default, no GPIO is used for this purpose, so the device will try to read the configuration block from external EEPROM.
3'd2	I2C slave address A2[1]	If I2C mode is selected using GPIO9, the latched value from appropriate GPIO will be used as I2C slave address bit A2. In SPI mode latched value will be ignored. By default, no GPIO is used for this purpose, so default I2C slave address will have a 0 for bit A2.
3'd3	SPI mode 3wire 4wire[1]	If SPI mode is selected using GPIO9, the latched value from appropriate GPIO will be used as control for 3-wire/4-wire mode of SPI. In I2C mode, latched value will be ignored. 0 : 4wire mode 1 : 3wire mode By default, no GPIO is used for this purpose, so device will be in 4-wire SPI mode.
3'd4	Spare	Reserved
3'd5	Spare	Reserved
3'd6	Spare	If any GPIO is configured with this settings then latched value will be ignored
3'd7	Spare	If any GPIO is configured with this settings then latched value will be ignored

By default GPIO latching function is not enabled on AU5508. GPIO latching and its corresponding latching functions are factory programmed by Aurasemi with non 00 code marking. Please contact Aurasemi for more details.

12.1 Serial Interface Pins

Following pins of the device are used as a Serial Interface. These pins are configured for different functionality in different modes.

SCLK



- SDIO
- SDI
- CSB

12.2 Serial Programming Interface Description

12.2.1 I2C protocol

12.2.1.1 I2C Master

AU5508 can be configured from external I2C EEPROM. In wakeup sequence master checks for the EEPROM access, if serial interface is configured to I2C mode, AU5508 tries to read the configuration block from EEPROM during wake up.

To read the configuration data from the external I2C EEPROM, this device becomes the I2C Master and initiates the I2C transaction as shown in Figure 58. Serial Interface Pin configuration in I2C master mode is as follows.

- SCLK (SCL)
- SDIO (SDA)
- SDI (A1)
- CSB (A₀)
- GPIOx (A₂) Note: x = 1, 2, 4, 5.



In I2C master mode device supports following I2C features.

- I2C master is compliant with 100 KHz and 400 KHz I2C interface.
- Supports 7 bit I2C bus address. .
- Clock Synchronization
- Arbitration
- Start Byte



Clock Synchronization

Device supports multi master communication. In the multi master mode the SCL line synchronization is required. In clock synchronization process the SCL's high time is decided by the clock with the shortest high period and the low time is decided by the clock with the longest low time. The SCL line is a WAND, so if any one of the clock is counting its low time, the other clocks are also forced to stay low.



Figure 59 SCL Synchronization

Arbitration

Arbitration refers to a portion of the protocol required only if more than two masters are used in the system. Two masters may generate a START condition together within the hold time of the START condition which results in a valid START condition on the bus. Arbitration is then required to decide which master will complete its transaction. Arbitration proceeds bit by bit. During every bit, while SCL is HIGH, each master checks to see if the SDA level matches what it has sent. This process may take many bits. Two masters can actually complete an entire transaction without error, as long as the transmission is identical. The first time a master tries to send a HIGH, but detects the SDA level is low, the master knows that it has lost arbitration and turns off the transaction.

The arbitration is checked only in a few states. Arbitration is checked only when the master is sending data on the SDA line.



Figure 60 Arbitration

Start Byte

Microcontrollers can be connected to the I2C-bus in two ways. A microcontroller with an on-chip hardware I2C-bus interface can be programmed to be only interrupted by requests from the bus. When the device does not have such an interface, it must constantly monitor the bus via software. There is therefore a speed difference between fast hardware devices and a relatively slow microcontroller which relies on software polling. In this case, data transfer can be preceded by a start procedure which is much longer than normal (please see Figure 61). The start procedure consists of:

- A START condition (S)
- A START byte (0000 0001)



- An acknowledge clock pulse (ACK)
- A repeated START condition (Sr).



After the START condition S has been transmitted by a master which requires bus access, the START byte (0000 0001) is transmitted. Another microcontroller can therefore sample the SDA line at a low sampling rate until one of the seven zeros in the START byte is detected. After detection of this LOW level on the SDA line, the microcontroller can switch to a higher sampling rate to find the repeated START condition which is then used for synchronization. A hardware receiver resets upon receipt of the repeated START condition and therefore ignores the START byte. An acknowledge-related clock pulse is generated after the START byte. This is present only to conform with the byte handling format used on the bus. No device is allowed to acknowledge the START byte.

12.2.1.2 I2C Slave

Pin configuration of serial interface in I2C slave mode is as follows.

- SCLK (SCL)
- SDIO (SDA)
- SDI (A1)
- CSB (A₀)
- GPIOx (A₂) Note: x = 1, 2, 4, 5.

The device uses the SDIO and SCLK pins for a 2-wire serial interface that operates up to 400 Kb/s in Read and Write modes. It complies with the I2C bus standard. The I2C access protocol in device is byte access (random access) only for Write mode and both random and sequential access for Read mode.

The I2C serial interface can operate at either Standard rate (100 Kbps) or Fast rate (400 Kbps).

For AU5508 devices, the default Slave address is 1011, {GPIOx}, {SDI}, {CSB} where GPIOx, SDI and CSB values are controlled by pins on the device in the I2C mode. The default address is 0x5B.

The device also supports variable Slave addresses which can be provided via the EFUSE. The LSBs A2, A1 and A0 are controlled via the pins on the device. This allows eight choices of Slave addresses for any system where in the first 4 bits of the slave address can be the same. Device supports disable A2 address from the pin by configuring the GPIO or from the I2C slave address A2 override registers (override enable => Page0 reg39[1], override value => Page0 reg3a[1]) of NVM. If no GPIO is configured for the I2C slave address A2 functionality, and if it is not overridden from the I2C slave address A2 override register, then A2 will be set to 0. In this case default I2C slave address will be 10110{SDI},{CSB}. In this scenario four devices can be controlled.



SSlave Addr [6:0]0AReg Addr [7:0]APSSlave Addr [6:0]1AData [7:0]NPRead Operation - Burst (Auto Address Increment)SSlave Addr [6:0]0AReg Addr [7:0]APSSlave Addr [6:0]1AData [7:0]APSSlave Addr [6:0]1AData [7:0]APHost \leftarrow AU5508Host \leftarrow AU5508Host \leftarrow AU5508I- Read, 0 - Write, A - Acknowledge, N - Not Acknowledge, S - Start Condition, P - Stop
SSlave Addr [6:0]1AData [7:0]NPRead Operation - Burst (Auto Address Increment)SSlave Addr [6:0]0AReg Addr [7:0]APSSlave Addr [6:0]1AData [7:0]APSSlave Addr [6:0]1AData [7:0]APHost \leftarrow AU5508Host \rightarrow AU55081- Read, 0 - Write, A - Acknowledge, N - Not Acknowledge, S - Start Condition, P - Stop
Read Operation - Burst (Auto Address Increment) S Slave Addr [6:0] 0 A Reg Addr [7:0] A P S Slave Addr [6:0] 1 A Data [7:0] A P S Slave Addr [6:0] 1 A Data [7:0] A Data [7:0] N P Most Host A U5508 Host A U5508 Condition I- Read, 0 - Write, A - Acknowledge, N - Not Acknowledge, S - Start Condition, P - Stop Condition
SSlave Addr [6:0]0AReg Addr [7:0]APSSlave Addr [6:0]1AData [7:0]AData [7:0]NP $Reg Addr + 1$ Host \leftarrow AU5508Reg Addr + 1Host \rightarrow AU55081- Read, 0 - Write, A - Acknowledge, N - Not Acknowledge, S - Start Condition, P - Stop
S Slave Addr [6:0] 1 A Data [7:0] A Data [7:0] N P Reg Addr + 1 $Reg Addr + 1$ $Reg Addr + 1$ $Reg Addr + 1$ $Reg Addr + 1$ Host \leftarrow AU5508 $Host \rightarrow AU5508$ $Read, 0 - Write, A - Acknowledge, N - Not Acknowledge, S - Start Condition, P - Stop Condition $
Reg Addr + 1 Host \leftarrow AU5508 Host \rightarrow AU5508 1- Read, 0 - Write, A - Acknowledge, N - Not Acknowledge, S - Start Condition, P - Stop
Host → AU5508 1- Read, 0 - Write, A - Acknowledge, N - Not Acknowledge, S - Start Condition, P - Stop
1- Read, 0 - Write, A - Acknowledge, N - Not Acknowledge, S - Start Condition, P - Stop
Condition
Write Operation - Single Byte
S Slave Addr [6:0] 0 A Reg Addr [7:0] A Data [7:0] A P
Host - AU5508
Host \rightarrow AU5508
1- Read, 0 - Write, A – Acknowledge (SDA LOW), N - Not Acknowledge (SDA HIGH), S - Start Condition, P - Stop Condition

Single Byte Write

- The master initiates the transaction by issuing a start condition, writes 7-bit slave address and then the read/write bit is written as 0 (write)
- \circ $\;$ The slave acknowledges by driving zero on the bus
- o The master then writes the 8-bit register map address
- The slave acknowledges by driving zero on the bus
- o The master then writes the 8-bit data to be written to the register map address specified
- The slave acknowledges by driving zero on the bus
- \circ $\;$ The master ends the transaction by issuing a stop condition



Single Byte Read

- The master initiates the transaction by issuing a start condition, writes 7-bit slave address and then the read/write bit is written as 0 (write)
- o The slave acknowledges by driving zero on the bus
- The master then writes the 8-bit register map address
- o The slave acknowledges by driving zero on the bus
- o The master ends the transaction by issuing a stop condition
- The master re-initiates the transaction by issuing a start condition, writes 7-bit slave address and then the read/write bit is written as 1 (read)
- The slave then writes the 8-bit data to be written to the register map address specified
- The master does not acknowledge this transaction as the slave may assume a multi-byte read operation and there is a risk of slave holding the bus low
- The master ends the transaction by issuing a stop condition

Multi Byte Read

The multi-byte read mode is used to read a continuous segment of the register map. The multi-byte read is faster than performing multiple single byte reads as the device address and register map address need not be specified for every byte read from the register map

- The master initiates the transaction by issuing a start condition, writes 7-bit slave address and then the read/write bit is written as 0 (write)
- The slave acknowledges by driving zero on the bus
- The master then writes the 8 bit register map address
- The slave acknowledges by driving zero on the bus
- The master ends the transaction by issuing a stop condition
- The master re-initiates the transaction by issuing a start condition, writes 7 bit slave address and then the read/write bit is written as 1 (read)
- o The slave then writes the 8 bit data to be written to the register map address specified
- o The master acknowledges by driving zero on the bus
- The slave automatically increments the register map address and writes the data in at that address to the bus and the master acknowledges
- o When all bytes of data are read, master ends the operation by not acknowledging the last read
- The master then ends the transaction by issuing a stop condition

12.2.1.3 I2C Bus Timing Specifications

Table 28: I2C bus	Timing Specification	3
-------------------	----------------------	---

Description	Symbol	Standa	rd Mode	Fast	Unite	
Description	Symbol	Min	Max	Min	Max	Units
SCLK clock frequency	fsc∟	-	100	_	400	kHz
Hold time START condition	thd:sta	0.4	-	0.6	-	μs
Low period of the SCK clock	tLOW	4.7	-	1.3	-	μs
High period of the SCK clock	tнigн	4.0	-	0.6	-	μs
Setup time for a repeated START condition	t _{SU:STA}	4.7	-	0.6	-	μs
Data hold time	thd:dat	300	-	300	-	ns
Data setup time	tsu:dat	100	-	Ι	-	ns
Rise time	t _R	-	1000	Ι	300	ns
Fall time	t⊧	-	300	Ι	300	ns
Setup time for STOP condition	tsu:sto	4.0	_	0.6	-	μs
Bus-free time between STOP and START conditions	tвuғ	4.7	_	1.3	_	μs



Description	Symbol	Standa	rd Mode	Fast	Unito	
Description	Symbol	Min	Max	Min	Max	Units
Data valid time	t _{VD;DAT}	-	3.45	-	0.9	μs
Data valid acknowledge time	tvd;ack	-	0.9	_	0.9	μs

Note: In I2C mode, the serial data and clock have an on-chip 25 kΩ pull up resistor to VDDIO. Please refer Figure 62 for the nomenclature of these parameters.



Figure 62 I2C Timing Waveform

12.2.2 SPI Protocol

Pin configuration of serial interface in SPI mode is as shown in Table 29

Table 29 SPI Pin Configuration

PIN	4 wire mode	3wire mode
SCLK	Serial Clock	Serial Clock
SDIO	Serial Output	Serial Input/Output (Bi directional)
SDI	Serial Input	Not used
CSB	Chip Select	Chip Select

The SPI in a four-pin interface with Chip Select (CSB), Serial Input (SDI), Serial Output (SDIO), and Serial Clock (SCLK) pins. The SPI in a three-pin interface with Chip Select (CSB), Serial Input (SDIO), Serial Output (SDIO), and Serial Clock (SCLK) pins. SDIO pin acts as an input when receiving data from external SPI master, and acts as an output when transmitting data to external SPI master. The SPI bus on the device can run at speed up to 20 MHz. The SPI is a synchronous serial interface, which uses clock and data pins for serial access. When I2C1_SPI0 pin is Low, a Low on the CSB pin activates the SPI access.

- 1. The SPI can operate up to 20 MHz for write/read operations.
- 2. The SPI receives serial data from the external master and provides Wr/rdn, address and data to the register map during the write operation.



- 3. The SPI receives serial data from the external master and provides Wr/rdn and address to the register map and uses the read data obtained from the register map, serializes the same and transmit to the master.
- 4. In AU5508, the total packet size for each SPI single write or single read transaction is 24 bits where the first 8 bits are instruction byte, the next 8 bits are address and the last 8 bits are data. For incremental write or incremental read operation, the total packet size is 16 bits where the first 8 bits are for instruction byte and the next 8 bits are for data. For burst write or burst read opration, the total packet size is n+2 bytes where first byte is for instruction, second byte is for address and n bytes are for data

Function	Value of Instruction Byte
Single Write	100xxxxx
Incremental Write	101xxxxx
Burst Write	110xxxxx
Single Read	000xxxxx
Incremental Read	001xxxxx
Burst Read	010xxxxx

Table 30 SPI Modes of operation

- 5. In AU5508 for single write operation, the master assembles the instruction byte, address and data for write operation on the falling edge of the spi clock and the slave in the AU5508 captures the same on the rising edge of the SPI clock. For incremental write operation the master assembles the instruction byte and data for write operation on the falling edge of the spi clock and the slave in the AU5508 captures the same on the rising edge of the SPI clock. For the burst write operation, the master assembles the instruction bytes, address byte and the data bytes for write operation on the falling edge of the spi clock and the slave in the AU5508 captures the same on the rising edge of the SPI clock. For the burst write operation, the master assembles the instruction bytes, address byte and the data bytes for write operation on the falling edge of the spi clock and the slave in the AU5508 captures the same on the rising edge of the SPI clock.
- 6. In AU5508 for read operation, the master assembles the instruction byte, address for read operation on the falling edge of the spi clock and the slave in the AU5508 captures the same on the rising edge of the SPI clock. The falling edge after the 16th rising SPI clock (i.e. the last address bit), is used by the slave to assemble the first read data bit which is captured by the master on the 17th edge of the SPI clock. Subsequent 7 more clocks are used for the 7 remaining data bits. For incremental read operation, the master assembles the instruction byte on the falling edge of the SPI clock and the slave in the AU5508 captures the same on the rising edge of the SPI clock. The falling edge after the 8th rising edge of SPI clock (i.e. the last instruction bit), is used by the slave to assemble the first read data bit which is captured by the master on the 9th edge of the SPI clock. Subsequent 7 more clocks are used for the 7 remaining data bits. For incremental read operation on the rising edge of the SPI clock (i.e. the last instruction bit), is used by the slave to assemble the first read data bit which is captured by the master on the 9th edge of the SPI clock. Subsequent 7 more clocks are used for the 7 remaining data bits. For burst read operation, the master assembles the instruction byte, address for read operation on the falling edge of the slave in the AU5508 captures the same on the rising edge of the SPI clock. The falling edge after the 16th rising SPI clock (i.e. the last address bit), is used by the slave to assemble the first read data bit which is captured by its used by the slave to assemble the first read data bit which is captured by the slave in the AU5508 captures the same on the rising edge of the SPI clock. The falling edge after the 16th rising SPI clock (i.e. the last address bit), is used by the slave to assemble the first read data bit which is captured by the master on the 17th edge of the SPI clock. Subsequent clocks are used for the remaining data bits.
- 7. In AU5508 the transmitter always sends data on the falling edge of the SPI clock to be captured in the receiver by the rising edge of the SPI clock. The transmitter can be the master for the whole operation of the write and for the control and address portions of the read. The slave is the transmitter during the data portion of the read cycle.
- 8. In a 4-wire mode of operation, the output data bit slave is controlled only when transmitting the read data bits and is in HiZ for the rest of the times. In 3-wire mode of operation, the data bit is always considered as an input except when the read data is being transmitted by chaning the direction to output.

Description	Symbol	Min	Тур	Max	Units					
SCLK clock frequency	f _{SCLK}	-	-	20	MHz					
Clock pulse width HIGH	t _{CH}	20			ns					
Clock pulse width LOW	tc∟	20			ns					
CSB HIGH time	tcs	50			ns					
CSB setup time	tcss	25			ns					
CSB hold time	tсsн	25			ns					
Data in setup time	tsD	10			ns					
Data in hold time	tнD	10			ns					
Output valid	tco			10	ns					
Output setup time	tso			10	ns					
Output hold time	t _{HO}			10	ns					

12.2.2.1 SPI Timing Specifications

Table 31 SPI Timing Specifications

Note: In SPI mode, the SDIO pin is driven to HiZ when CSB is high for the chip in SPI Mode. Please refer Figure 63 for the nomenclature of these parameters.





Figure 63 SPI Timing Diagram

12.2.2.2 SPI Single byte write

- The master initiates the transaction by issuing a start condition by pulling csb_i to active low
- The master assembles the serial data on the falling edge of the SPI clock so the SPI slave can capture the same on the rising edge of the SPI clock
- The first 8 bits are instruction bits
- The next 8 bits (second byte) are used for the register map address
- The next 8 bits (third byte) are used for the register map data
- The 24th rising edge of the SPI clock is used to capture the last data bit. The SPI slave then assembles the address, data, enable and wr_rdn to the PIF slave block. The inverted version of the next falling edge of the SPI clock is used by the SPI slave to capture the address, data, enable and wr_rdn to write to the respective registers.
- The CSB is then de-activated (by going high) by the master
- For the next write operation, CSB is held high for at least a duration of two spi clocks following which the entire operation can start again.



Figure 64 SPI Single Write – AU5508

12.2.2.3 SPI Incremental byte write

- The master initiates the transaction by issuing a start condition by pulling csb_i to active low
- The master assembles the serial data on the falling edge of the SPI clock so the SPI slave can capture the same on the rising edge of the SPI clock
- The first 8 bits are instruction bits
- The next 8 bits (second byte) are used for the register map data



- The address is an automatic increment of previous address used. Hence the master should have done a single write transaction before starting the incremental write operation
- The 16th rising edge of the SPI clock is used to capture the last data bit. The SPI slave then assembles the address, data, enable and wr_rdn to the PIF slave block. The inverted version of the next falling edge of the SPI clock is used by the SPI slave to capture the address, data, enable and wr_rdn to write to the respective registers.
- The CSB is then de-activated (by going high) by the master
- For the next write operation, CSB is held high for at least a duration of two spi clocks following which the entire operation can start again.



Figure 65 SPI Incrémental Write – AU5508

12.2.2.4 SPI Burst write

- The master initiates the transaction by issuing a start condition by pulling csb_i to active low
- The master assembles the serial data on the falling edge of the SPI clock so the SPI slave can capture the same on the rising edge of the SPI clock
- The first 8 bits are instruction bits
- The next 8 bits (second byte) are used for the register map address
- The next sets of 8 bits (n bytes) are used for the register map data for n write operations.
- The 24th rising edge of the SPI clock is used to capture the last data bit of the first data byte. The SPI slave then assembles the address, data, enable and wr_rdn to the PIF slave block. The inverted version of the next falling edge of the SPI clock is used by the SPI slave to capture the address, data, enable and wr_rdn to write to the respective registers. Following this after every 8 clocks, a write operation is performed for all the n bytes.
- The CSB is then de-activated (by going high) by the master
- For the next write operation, CSB is held high for at least a duration of two spi clocks following which the entire operation can start again.





Figure 66 SPI Burst Write – AU5508

12.2.2.5 SPI Single byte Read

- The master initiates the transaction by issuing a start condition by pulling csb_i to active low
- The master assembles the serial data on the falling edge of the SPI clock so the SPI slave can capture the same on the rising edge of the SPI clock
- The first 8 bits are instruction bits
- The next 8 bits (second byte) are used for the register map address
- The next 8 bits (third byte) are used for the register map data
- The 16th rising edge of the SPI clock is used to capture the last address bit. The SPI slave then assembles the address, enable and wr_rdn to the PIF slave block. The PIF slave block then returns the 8 bit read data where the first bit is transmitted on the falling edge after the 16th clock to be captured by the master on the 17th clock. After 7 more clocks all the bits of the read data are transmitted.
- The CSB is then de-activated (by going high) by the master
- For the next read operation, CSB is held high for at least a duration of two spi clocks following which the entire operation can start again.



Figure 67 SPI Single Read – AU5508

12.2.2.6 SPI Incremental byte Read

- The master initiates the transaction by issuing a start condition by pulling csb_i to active low
- The master assembles the serial data on the falling edge of the SPI clock so the SPI slave can capture the same on the rising edge of the SPI clock
- The first 8 bits are instruction bits
- The devices use an auto-increment of the previous used address for current read operation. The master should have hence done at least one single write/read operation for this increment read operation to work.
- The 8th rising edge of the SPI clock is used to capture the last instruction bit. The SPI slave then assembles the address, enable and wr_rdn to the PIF slave block. The PIF slave block then returns the 8 bit read data



where the first bit is transmitted on the falling edge after the 8th clock to be captured by the master on the 9th clock. After 7 more clocks all the bits of the read data are transmitted.

- The CSB is then de-activated (by going high) by the master
- For the next read operation, CSB is held high for at least a duration of two spi clocks following which the entire operation can start again.



Figure 68 SPI Incremental Read – AU5508

12.2.2.7 SPI Burst byte Read

- The master initiates the transaction by issuing a start condition by pulling csb_i to active low
- The master assembles the serial data on the falling edge of the SPI clock so the SPI slave can capture the same on the rising edge of the SPI clock
- The first 8 bits are instruction bits
- The next 8 bits (second byte) are used for the register map address
- The 16th rising edge of the SPI clock is used to capture the last address bit. The SPI slave then assembles the address, enable and wr_rdn to the PIF slave block. The PIF slave block then returns the 8 bit read data where the first bit is transmitted on the falling edge after the 16th clock to be captured by the master on the 17th clock. After 7 more clocks all the bits of the first read data are transmitted. For subsequent bytes to be read, the address is auto-incremented and 8 clocks are used to transmit for each of the n bytes
- The CSB is then de-activated (by going high) by the master For the next read operation, CSB is held high for at least a duration of two spi clocks following which the entire operation can start again.



Figure 69 SPI Burst Read – AU5508



13 Monitoring through the register map read back: Status and Notify

AU5508 provides various Status and notify bits that can be accessed from the register map. Below are the details of the procedure to be followed to access the same.

The alarm registers are a set of three types of registers distributed between the various pages as described in Table 32 and illustrated with some examples.

- The Status registers are the current dynamic status of a defect. The live status defects are active high with a '1' indicating the defect is present.
- The Notify registers are the sticky bits for a defect. Sometimes, we may get a very short pulse for the status and it may not be possible for the external user to capture the same. Hence a notify register is provided. The notify register is set to 1 whenever there is a rising edge of the corresponding status register. This is a sticky bit and stays at 1 till the user writes a 1 to that specific bit to clear it.
- Each notify has a masking bit to enable or disable its operation. The notify sticky bit operates only if the corresponding masking bit is set to 1. If the masking register bit is set to 0, notify will not be asserted even when status toggles. The default value for the mask register is 0xff so all the notify signals are enabled. Once the user writes a 1 to clear the notify, the notify bit can again go high on the next rising edge of the status.

These registers operate on the internal 4 MHz RC clock. When there is a defect (i.e. status) of any bit in register, it gets asserted and deasserted in a live mode. User can read the corresponding register location to see the current status at any time.

On the other hand, the default value of the notify and masking register is 0xff - user has to write 0xff to both these registers to clear them at the beginning and use all notifies. It is recommended to clear all notifies after programming a profile.

The INTRB pin is used as a NOR operation of the selected notifies. The choice of the Notify listing that is used for the INTRB pin is selectable in the GUI when creating the profile. The sticky notifies that are selected and used for INTRB need to be cleared for restoring the INTRB to 1 for further sticky defect monitoring using this pin.

13.1 Tabular Listing

The Table 32 details the name of the alarm, the page it is located in, the address of status, notify and mask registers in that page and the bit number in the address. In order to access a page of the register map, the particular page number has to be written to address 0xff. For instance, to either write to or read from page 1, first the user needs to write to 0xff a value of 0x01. Following this, any number of write or read operations can be done with page 1.

Sr	Nome of Signal	Description	Pg	Status Re	gister	Notify Re	gister	Mask Reç	gister
No	Name of Signal	Description	nō	Register Address	Bit No	Register Address	Bit No	Register Address	Bit No
1	xoclk_loss	XO clock Loss			4		4		4
2	cmon_pll_inner_lol	clock mon pll inner loss of lock	0	0x02	5	0x03	5	0x04	5
3	plla_outer_lol	plla outer loss of lock	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		0				
4	pllb_outer_lol	pllb outer loss of lock		0,000	1	0×07	1	0.00	1
5	pllc_outer_lol	plic outer loss of lock		0000	2	0x07	2	0x06	2
6	plld_outer_lol	plld outer loss of lock			3	-	3		3
9	plla_ho_freeze	plla hold over freeze			0		0		0
10	pllb_ho_freeze	pllb hold over freeze		00=	1	Outline	1	00-	1
11	pllc_ho_freeze	pllc hold over freeze		Uxua	2	UXUD	2	UXUC	2
12	plld_ho_freeze	plld hold over freeze			3		3		3
15	plla_inner_lol	plla inner loop loss of lock			0		0		0
16	pllb_inner_lol	pllb inner loop loss of lock		0.02	1	0.02	1	0×04	1
17	pllc_inner_lol	pllc inner loop loss of lock	0	0.0.92	2	0x93	2	0x94 -	2
18	plld_inner_lol	plld inner loop loss of lock			3		3		3
21	eeprom_ctrl_eeprom_read_don	eeprom ctrl eeprom read done	0	0x96	0	0x97	0	0x98	0
22	eeprom_ctrl_crc_deft	eeprom ctrl crc defect		0,30	1	0.31	1	0,30	1

Table 32 Tabular Listing of Alarm Registers

Aurasemi 🔨

Sr		_	Ρα	Status Re	gister	Notify Ree	gister	Mask Reç	gister
No	Name of Signal	Description	no	Register Address	Bit No	Register Address	Bit No	Register Address	Bit No
23	eeprom_ctrl_arb_lost_deft	eeprom ctrl arb lost defect			2		2		2
24	eeprom_ctrl_page_id_deft	eeprom ctrl page id defect			3		3		3
25	eeprom_ctrl_dev_id_deft	eeprom ctrl dev id defect			4		4		4
26	eeprom_ctrl_eeprom_size_deft	eeprom ctrl eeprom size defect			5		5		5
27	eeprom_ctrl_word_add_deft	eeprom ctrl word add defect			6		6		6
28	eeprom_ctrl_dev_add_deft	eeprom ctrl dev add defect			7		7		7
29	eeprom_ctrl_start_timeout_deft	eeprom ctrl start timeout defect			0		0		0
30	eeprom_ctrl_data_deft	eeprom ctrl data defect			1		1		1
31	eeprom_ctrl_stop_deft	eeprom ctrl stop defect	0	0x9a	2	0x9b	2	0x9c	2
32	eeprom_ctrl_start_deft	eeprom ctrl start defect			3		3		3
33	eeprom_ctrl_read_done_timeou t_deft	eeprom ctrl read done timeout defect	$\overline{0}$ $\overline{7}$ $\overline{0}$ $\overline{7}$ $\overline{0}$ $\overline{1}$ \overline{ct} 0 \overline{ct} <td>4</td> <td></td> <td>4</td>	4		4			
34	plla_phase_loss_of_lock	plla phase loss of lock	0	00=	6	Outline	6	00.5	6
35	pllb_phase_loss_of_lock	pllb phase loss of lock	0	Uxua	7	duxu	7	UXUC	7
36	pllc_phase_loss_of_lock	plic phase loss of lock	0	000	6	002	6	- 0x94 - 0x04	6
37	plld_phase_loss_of_lock	plld phase loss of lock		0x92	7	0x93	7	0X94	7
40	plla_tdc_data_ready	plla tdc data ready	0	000	6	002	6	- 0x04 - 0x08	6
41	pllb_tdc_data_ready	pllb tdc data ready		0x02	7	0x03	7	0X04	7
42	pllc_tdc_data_ready	pllc tdc data ready	0	000	6	007	6	0x04 0x08	6
43	plld_tdc_data_ready	plld tdc data ready		0x06	7	0x07	7	0x08	7
44	clk0p_freq_fine_drifted	clk0p freq fine drifted			0		0	0×04	0
45	clk0p_freq_coarse_drifted	clk0p freq coarse drifted			1	-	1		1
46	clk_in0p_loss	clk in0p loss			2		2		2
47	clk_in0p_loss_with_FD	clk in0p loss with FD		0.02	3		3		3
48	clk1p_freq_fine_drifted	clk1p freq fine drifted	0	0x02	4	0x03	4	0x04	4
49	clk1p_freq_coarse_drifted	clk1p freq coarse drifted			5		5		5
50	clk_in1p_loss	clk in1p loss			6		6		6
51	clk_in1p_loss_with_FD	clk in1p loss with FD			7		7		7
52	clk2p_freq_fine_drifted	clk2p freq fine drifted			0		0	-	0
53	clk2p_freq_coarse_drifted	clk2p freq coarse drifted			1		1		1
54	clk_in2p_loss	clk in2p loss			2		2		2
55	clk_in2p_loss_with_FD	clk in2p loss with FD	6	0×06	3	0×07	3	0×08	3
56	clk3p_freq_fine_drifted	clk3p freq fine drifted	0	0,000	4	0x07	4	0x00	4
57	clk3p_freq_coarse_drifted	clk3p freq coarse drifted			5		5		5
58	clk_in3p_loss	clk in3p loss			6		6		6
59	clk_in3p_loss_with_FD	clk in3p loss with FD			7		7		7
60	clk4p_freq_fine_drifted	clk4p freq fine drifted			0		0		0
61	clk4p_freq_coarse_drifted	clk4p freq coarse drifted			1		1]	1
62	clk_in4p_loss	clk in4p loss	6	0x0a	2	0x0b	2	0x0c	2
63	clk_in4p_loss_with_FD	clk in4p loss with FD			3		3		3
64	ocxo_in5_freq_fine_drifted	ocxo in5 freq fine drifted			4		4		4

Aurasemi 🔨

Sr	Newsork	Description	Pg	Status Register		Notify Register		Mask Register	
No	Name of Signal	me of Signal Description		Register Address	Bit No	Register Address	Bit No	Register Address	Bit No
65	ocxo_in5_freq_coarse_drifted	ocxo in5 freq coarse drifted			5		5		5
66	clk_ocxo_in5_loss	clk ocxo in5 loss			6		6		6
67	clk_ocxo_in5_loss_with_FD	clk ocxo in5 loss with FD			7		7		7
68	clk0n_freq_fine_drifted	clk0n freq fine drifted		0x92	0	- 0x93	0	0x94	0
69	clk0n_freq_coarse_drifted	clk0n freq coarse drifted	6		1		1		1
70	clk_in0n_loss	clk in0n loss			2		2		2
71	clk_in0n_loss_with_FD	clk in0n loss with FD			3		3		3
72	clk1n_freq_fine_drifted	clk1n freq fine drifted		0x92	4	0x93	4	0x94	4
73	clk1n_freq_coarse_drifted	clk1n freq coarse drifted	6		5		5		5
74	clk_in1n_loss	clk in1n loss			6		6		6
75	clk_in1n_loss_with_FD	clk in1n loss with FD			7		7		7
76	clk2n_freq_fine_drifted	clk2n freq fine drifted			0		0		0
77	clk2n_freq_coarse_drifted	clk2n freq coarse drifted		0x96	1	- 0x97	1	0x98	1
78	clk_in2n_loss	clk in2n loss			2		2		2
79	clk_in2n_loss_with_FD	clk in2n loss with FD	6		3		3		3
80	clk3n_freq_fine_drifted	clk3n freq fine drifted	6		4		4		4
81	clk3n_freq_coarse_drifted	clk3n freq coarse drifted			5		5		5
82	clk_in3n_loss	clk in3n loss			6		6		6
83	clk_in3n_loss_with_FD	clk in3n loss with FD			7		7		7
84	clk4n_freq_fine_drifted	clk4n freq fine drifted		0,400	0	Ovob	0	0:40.5	0
85	clk4n_freq_coarse_drifted	clk4n freq coarse drifted		UX9a	1	UXUD	1	UX9C	1
86	clk_in4n_loss	clk in4n loss	o		2		2		2
87	clk_in4n_loss_with_FD	clk in4n loss with FD			3		3		3



13.2 Examples for Live Status Read Back

Some examples are presented based on the table above for reading the live status of the defects.

In the pseudo code presented below:

wr_cmd(address, data): refers to a "Write Command" where the corresponding data is written in to the specified register address

x= rd_cmd(address): refers to a "Read Command" where the corresponding data is read from the specified register address and stored in the variable 'x'

y >> x: denotes a bit wise right shift on the number y by x bit locations

y << x:denotes a bit wise left shift on the number y by x bit locations

& is the logical AND operation (bit wise)

Dynamic registers to read the various alarm registers in the RealTime page.

1. Input Clocks CL and FD Related Real Time live status read back:

wr_cmd(0xff, 0x06) Program the CLKMON_SYS page number

Clock Monitor dynamic status

clock_mon_dyn_status = rd_cmd(0x02) & 0xff

(clock_mon_dyn_status >> 0) & 0x01	INP0 Status for FD (fine),	Read bit position [0]	
(clock_mon_dyn_status >> 1) & 0x01	INP0 Status for FD (coarse),	Read bit position [1]	
(clock_mon_dyn_status >> 2) & 0x01	INP0 Status for CL,	Read bit position [2]	
(clock_mon_dyn_status >> 3) & 0x01	INP0 Status for CL with FD, Read bit position [3]		
(clock_mon_dyn_status >> 4) & 0x01	INP1 Status for FD (fine),	Read bit position [4]	
(clock_mon_dyn_status >> 5) & 0x01	INP1 Status for FD (coarse), Read b	it position [5]	
(clock_mon_dyn_status >> 6) & 0x01	INP1 Status for CL,	Read bit position [6]	
(clock_mon_dyn_status >> 7) & 0x01	INP1 Status for CL with FD,	Read bit position [7]	

2. PLL Related Real Time live status read back:

wr_cmd(0xff, 0x00) Program the MAIN_SYS page number, Page 0

PLL Lock Loss dynamic status

pll_outer_lol_dyn_status = rd_cmd(0x06) & 0xff	
(pll_outer_lol_dyn_status >> 0) & 0x01	PLLA Status for Outer LL, Read bit position [0]
(pll_outer_lol_dyn_status >> 1) & 0x01	PLLB Status for Outer LL, Read bit position [1]
(pll_outer_lol_dyn_status >> 2) & 0x01	PLLC Status for Outer LL, Read bit position [2]
(pll_outer_lol_dyn_status >> 3) & 0x01	PLLD Status for Outer LL, Read bit position [3]

Holdover Status

pll_ho_freeze_dyn_status = rd_cmd(0x0a) & 0xff

(pll_ho_freeze_dyn_status >> 0) & 0x01	PLLA Status for HO, Read bit position [0]
(pll_ho_freeze_dyn_status >> 1) & 0x01	PLLB Status for HO, Read bit position [1]
(pll_ho_freeze_dyn_status >> 2) & 0x01	PLLC Status for HO, Read bit position [2]
(pll_ho_freeze_dyn_status >> 3) & 0x01	PLLD Status for HO, Read bit position [3]

3. XO clock loss Related Real Time live status read back:

CLOS XAXB, XO Clock Loss

wr_cmd(0xff, 0x00) Program the MAIN_SYS page number, Page 0 clos_xAxB = rd_cmd(0x02) & 0x10 // XO CL Status, Read bit position [2]



13.3 Examples of Sticky Bit Clearing

As described earlier, the sticky notify bits are cleared by writing a '1' to the corresponding notify bit itself. The notify bit by itself is enabled by writing a '1' to the corresponding mask bit.

In the pseudo code presented below,

rmw_cmd(addr,bit_loc,no_of_bits,data): denotes the read/modify/write operation where no_of_bits number of bits at bit_loc location (denoted as 7:0) is replaced with the data at address location addr.

```
def clr_intb_CMON_IN0P():
  This function is used to clear the sticky notify for clear clock mon notify for INOP
  Write the page number
  wr_cmd(0xff, 0x06)
   Information to clr ** Page6: reg03[3:0]=0x0f **
  addr
           = 0x3
  bit_loc = 3
  no of bits = 4
           = 0x0f
  data
  rmw cmd(addr,bit loc,no of bits,data)
def clr_intb_PLL_OUTER_LOL():
  This function is used to clear the sticky notify for outer loss of lock notify for all PLLs
  Write the page number
  wr cmd(0xff, 0)
   Information to clr ** Page 0: reg07[3:0] = 0x0f **
  addr
           = 0x7
  bit loc = 3
  no_of_bits = 4
  data
           = 0x0f
  rmw_cmd(addr,bit_loc,no_of_bits,data)
def clr_intb_PLL_HO():
  This function is used to clear the sticky notify for outer loss of lock notify for all PLLs
  Write the page number
  wr cmd(0xff, 0)
   Information to clr ** Page 0: reg0b[3:0] = 0x0f **
  addr
           = 0x7
  bit_loc = 3
  no_of_bits = 4
  data
           = 0x0f
  rmw_cmd(addr,bit_loc,no_of_bits,data)
def clr intb XO CL():
   This function is used to clear the sticky notify for XO Clock Loss
  Write the page number
  wr_cmd(0xff, 0)
   Information to clr ** Page 0: reg03[4]=1 **
  addr
           = 0x3
  bit_loc = 4
  no of bits = 1
  data
           = 1
  rmw_cmd(addr,bit_loc,no_of_bits,data)
def clr intrb():
```

This is the main clear function

....



which calls the 4 clear functions

clr_intb_CMON_IN0P() clr_intb_PLL_OUTER_LOL() clr_intb_PLL_HO() clr_intb_XO_CL()



14 Package Information



Figure 70 Package Information



15 Ordering Information

Ordering Part Number (OPN)	Marking	No. of Input/ Output Clocks	Output Clock Frequency Range (MHz)	Supported Frequency Synthesis modes	Package	Temp Range
AU5508B00-QMR ^{1,2}	AU5508B	5/12	0.5 Hz-2.94912 GHz	Integer and Fractional	72-QFN 10x10 mm	–40 to 85 °C
AU5508B00-QMT ^{1,2}	AU5508B	5/12	0.5 Hz-2.94912 GHz	Integer and Fractional	72-QFN 10x10 mm	–40 to 85 °C
AU55xx-EVB		_	_	_	Evaluation Board	_

Table 33 Ordering Information for AU5508

Notes:

1. Add an R at the end of the OPN to denote tape and reel ordering option. Add a T at the end of the OPN to denote tray ordering option.

2. Custom and factory pre-programmed devices are available. Ordering part numbers are assigned by Aurasemi Semiconductor, please contact local sales to request the unique part number.

3. Please refer to 5th row of the die Marking to differentiate between the generic part and pre-programmed part.





16 Revision History

Table 34 Revision History

Revision	Date	Description	Author
1.0	18 th Jan 2022	AU5508 Data Sheet Production Version Released	Aurasemi
1.1	13 th Apr 2022	 Section 4.1: Added delay information between power up to I2C transaction from master driver when EEPROM is not connected Section 4.2: Added information about GPIO latching enabled part needs custom profile and part number. Section 5: Modified recommended resistor values in Crystal to device interface for better slew rate 	Aurasemi
1.2	8 th Aug 2022	 Table 7- Note 6 updated Table 10 - Note 2 and Note 4 updated Figure 4 and Figure 5 added to Section 2 Section 4.2.3 updated in the Input modes. Figure 39 typo in VDDO value fixed ('18 V' changed to '1.8 V'). Figure 42 typo in VDDO value fixed (18V to 1.8 V) In Section 15, Table 33 updated with the Ordering Information. 	Aurasemi



IMPORTANT NOTICE AND DISCLAIMER

AURASEMI PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Aurasemi products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Aurasemi grants you permission to use these resources only for development of an application that uses Aurasemi products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Aurasemi intellectual property or to any third-party intellectual property. Aurasemi disclaims responsibility for, and you will fully indemnify Aurasemi and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Aurasemi products are provided only subject to Aurasemi Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Aurasemi resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

Contact Information

For more information visit www.aurasemi.com

For sales related information please send an email to sales@aurasemi.com

Trademarks

Aurasemi and Aurasemi Logo are trademarks of Ningbo Aura Semiconductor Private Limited. All referenced brands, product names, service names and trademarks are the property of their respective owners.